Double-node upset prevention latch

A technology of double-node flipping and latches, which is applied to the coupling/interface of logic circuits using field effect transistors, reliability improvement modification, logic circuits, etc., and can solve the problem that latches cannot resist double-node flipping, low area overhead, etc. problem, to achieve the effect of improving the ability to resist single event flipping, low area overhead, and high reliability

Active Publication Date: 2018-07-10
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF13 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The embodiment of the present application solves the technical problem that the latch in the prior art cannot realize anti-double-node flipping in a small-area circuit structure by providing a latch that resists double-node flipping, so that the latch provided by the present application The device achieves the technical effects of improving the ability of digital integrated circuits to resist single event flipping under harsh conditions, resisting double-node flipping, high reliability, and low area overhead

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Double-node upset prevention latch
  • Double-node upset prevention latch
  • Double-node upset prevention latch

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0022] figure 1 It is a schematic structural diagram of a latch resistant to double-node flipping provided by an embodiment of the present application. like figure 1 shown, the latch consists of:

[0023] The latch has a storage node A, a storage node B, a storage node C, a storage node D, a storage node E, and a storage node F;

[0024] Specifically, a latch (Latch) is a memory unit circuit sensitive to a pulse level, and they can change states under the action of a specific input pulse level. Latch is to temporarily store the signal to maintain a certain level state. The main function of the latch is to cache, secondly to complete the asynchronous problem between the high-speed controller and the slow peripheral, then to solve the problem of the driver, and finally to solve the problem that an I / O port can output and input question. A latch is an input that uses level control data, and it includes a latch without enable control and a latch with enable control. The stor...

Embodiment 2

[0029] The embodiment of the present application also provides a latch that resists double-node flipping, and the latch includes:

[0030] The latch has a storage node A, a storage node B, a storage node C, a storage node D, a storage node E, and a storage node F;

[0031] The latch also has: a first cross-coupling structure 1, the input terminal of the first cross-coupling structure 1 is connected to the storage node A, and the output terminal is connected to the storage node B; a second cross-coupling structure 2, the second cross-coupling structure 2 The input terminal of the coupling structure 2 is connected to the storage node C, and the output terminal is connected to the storage node A; the third cross-coupling structure 3, the input terminal of the third cross-coupling structure 3 is connected to the storage node F, and the output terminal is connected to the storage node C; the fourth The cross-coupling structure 4, the input terminal of the fourth cross-coupling stru...

Embodiment 3

[0034] In order to further explain the anti-double-node flipping latch provided in the present application, the embodiment of the present application describes the working principle of the anti-double-node flipping latch.

[0035] When the latch is in conduction mode, as image 3 As shown, the input data In is transmitted to the storage node A, the storage node D and the storage node F respectively through the CMOS transmission gates TG1, TG2 and TG3, while the storage node B, the storage node E and the storage node C are logically opposite to the input data In. The storage node B outputs to the output node Q through a clocked inverter, so the input In is logically the same as the output Q. When the latch is in the holding mode, these redundant storage nodes have the ability to restore correct logic, which improves the ability of digital integrated circuits to resist single event flipping under harsh conditions, resist double-node flipping, and have high reliability and low co...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The embodiment of the invention provides a double-node upset prevention latch and relates to the technical field of an integrated circuit. The latch comprises a storage node A, a storage node B, a storage node C, a storage node D, a storage node E and a storage node F. The latch also comprises a first cross coupling structure, a second cross coupling structure, a third cross coupling structure, afourth cross coupling structure, a fifth cross coupling structure, a sixth cross coupling structure, a seventh cross coupling structure, an eighth cross coupling structure and a ninth cross coupling structure. According to the latch, the technical problem that in the prior art, the double-node upset cannot be prevented by the latch in a small area circuit structure is solved. According to the latch provided by the invention, the technical effects that the single event upset prevention capability of the digital integrated circuit in a bad condition is improved, the double-node upset is prevented, the reliability is high and the area cost is low are achieved.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a double-node flip-resistant latch. Background technique [0002] A latch (Latch) is a memory cell circuit that is sensitive to pulse levels, and they can change states under the action of a specific input pulse level. Latch is to temporarily store the signal to maintain a certain level state. One of the functions of the latch is to solve the problem that an I / O port can both output and input. [0003] However, in the process of realizing the technical solution of the invention in the embodiment of the present application, the inventor of the present application found that the above-mentioned technology has at least the following technical problems: [0004] The latches in the prior art cannot realize anti-double-node flipping in a small-area circuit structure. Contents of the invention [0005] The embodiment of the present application solves the technical probl...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/003H03K19/0185
CPCH03K19/003H03K19/018557
Inventor 刘梦新刘海南赵发展卜建辉罗家俊韩郑生
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap