Nonvolatile static random access memory (NVSRAM) system having static random access memory (SRAM) array and resistive memory array

Abstract

An integrated circuit (IC) device includes a static random access memory (SRAM) array, and a resistive memory (resistive memory) array. A first set of programmable resistive elements in the resistive memory array are used to store data from memory cells in the SRAM array. Sense amplifier circuitry is couplable to the SRAM array and the resistive memory array. An arbiter is configured to assert an resistive memory enable signal to couple the sense amplifier circuitry to the resistive memory array and decouple the sense amplifier circuitry from the SRAM array during a resistive memory read operation, and to couple the sense amplifier to the SRAM array and decouple the sense amplifier circuitry from the resistive memory array during an SRAM read operation.

Description

technical field [0001] The present disclosure relates generally to memory systems, and more particularly to memory systems having SRAM arrays and resistive memory arrays. Background technique [0002] Resistive memory, such as magnetoresistive RAM (MRAM), is a commonly used non-volatile memory. However, the read and write access times of resistive memories are generally slow, especially when compared to those of SRAM. Therefore, in some systems, non-volatile memory (NVM) backup to SRAM is used. In these systems, SRAM is used for operations on data, and after power is removed, data is moved from SRAM to NVM, such as MRAM. After power-on, the data is restored back to the SRAM. This solution results in the operational efficiency offered by SRAM and the non-volatility offered by MRAM. This system may be referred to as non-volatile SRAM (NVSRAM). In an NVSRAM solution, a bus interface is required between the two memories that must be switched during data transfer between the...

AI Technical Summary

Problems solved by technology

Alternative solutions include memory cells with both volatile and nonvolatile parts, but these are area inefficient

Images