Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Platform histogram equalization realization method based on FPGA, and device thereof

A technology of histogram equalization and implementation method, which is applied in image enhancement, image analysis, image data processing, etc., can solve the problems of FPGA power consumption increase and operation speed reduction, so as to save space, increase operation speed, and reduce bit size. wide effect

Active Publication Date: 2016-07-20
NANJING UNIV OF SCI & TECH
View PDF2 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The object of the present invention is to provide a method and device for implementing FPGA-based platform histogram equalization, which solves the problem of increased FPGA power consumption, reduced operating speed, and inability to implant more because a large amount of image data occupies FPGA internal resources. Algorithms, improving system functions and other issues, optimizing the implementation method of the platform histogram, reducing the occupancy rate of FPGA internal resources, reducing system power consumption, and improving the operating speed

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Platform histogram equalization realization method based on FPGA, and device thereof
  • Platform histogram equalization realization method based on FPGA, and device thereof
  • Platform histogram equalization realization method based on FPGA, and device thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0066] The input image with a resolution of 640×512 and a bit width of 12 is used. The FPGA model is EP3C40F484I7, and the upper limit platform value is set to 512. The image is input to the platform histogram equalization module to perform histogram equalization processing on the image.

[0067] Table 1-1 Resource occupancy of the histogram equalization method using two RAMs

[0068]

[0069] Table 1-2 Resource occupation of the present invention

[0070]

[0071] Table 2-1 FPGA resources occupied by the system program using the histogram equalization method of two RAMs

[0072]

[0073]

[0074] Table 2-2 adopts the system program of the present invention to account for the resource situation of FPGA

[0075] Resource Type

[0076] Combining Table 1-1 and Table 1-2, Table 1-1 shows the FPGA resources occupied by the implementation method of using two RAMs to store the statistical histogram and cumulative histogram data generated during the histogram e...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a platform histogram equalization realization method based on an FPGA, and d device thereof. When frames are effective, a histogram statistic module carries out histogram statistics on the data of a number t frame of image, an RAM reading-writing control module process a statistical histogram according to a set upper limit platform value, and the processed statistical histogram is input into the RAM; after the data of the number t frame of image is counted, a reading signal of the RAM is generated by an RAM reading control module, the reading signal is sent to the RAM through the RAM reading-writing control module, the read statistical histogram is sent to a histogram accumulation module, the histogram accumulation module accumulates the statistical histogram, and the accumulated statistical histogram is written into an SDRAM through an SDRAM arbitration control module; and when the data of a number (t+1) frame of image is effective, the above operation on the statistical histogram is repeated, and a platform histogram output module reads the accumulated histogram of the number t frame of image through the SDRAM, calculates the number (t+1) frame of image after equalization and outputs the image. According to the invention, a large number of internal resources of the FPGA are saved, the power consumption of the FPGA is reduced, and the operation speed is improved.

Description

technical field [0001] The invention belongs to the field of infrared image processing, in particular to an FPGA-based platform histogram equalization method and device thereof. Background technique [0002] The original infrared images generally have the characteristics of large non-uniformity, low contrast, and poor resolution, which greatly reduces the imaging quality of infrared imaging systems in practical applications. [0003] Histogram equalization is the most widely used map in infrared imaging systems. Therefore, according to the characteristics of infrared images, many scholars at home and abroad have developed various infrared image processing algorithms to improve the imaging quality of images. like display technology. The grayscale mapping function of the histogram equalized image adopts the cumulative distribution function of the original image, and the pixel distribution of the image after histogram equalization approximately satisfies the balanced distribu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06T5/00
CPCG06T2207/10048G06T2200/28G06T5/77
Inventor 隋修宝黄熙燕陈钱顾国华于雪莲钱惟贤何伟基张闻文高航
Owner NANJING UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products