Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Vertical power mosfet including planar channel

A metal oxide half-field and transistor technology, which is applied in semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of reducing efficiency and breakdown voltage, MOSFET uneven current and temperature, etc.

Active Publication Date: 2016-03-23
无锡美偌科微电子有限公司
View PDF4 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Any variation between these devices may cause uneven current and temperature across the MOSFET, reducing its efficiency and breakdown voltage

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Vertical power mosfet including planar channel
  • Vertical power mosfet including planar channel
  • Vertical power mosfet including planar channel

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051] figure 1 is a cross-sectional view of a single vertical MOSFET cell 10 in a large array of identical contiguous MOSFET cells according to an embodiment of the invention. The cells shown are approximately 8-11 microns wide. The MOSFET cells 10 may have a breakdown voltage in excess of 600 volts, and the number of cells 10 in an array of the same cell determines the current handling capability, eg 20 amps. The cell array can be strip, quadrilateral, hexagonal or other existing shapes.

[0052] During normal operation, a positive voltage is applied to the bottom drain electrode 12 and a load connected between ground and the top source electrode 14 . When a positive voltage is applied to the conductive gate 16 and is greater than the threshold voltage, the top surface of the P-well 18 is inverted, and electrons accumulate along the vertical sidewalls of the N-layer 20 . The gate extends along the sidewall below the P-well 18 and creates a field plate to a lower electric ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A power MOSFET cell includes an N+ silicon substrate having a drain electrode. A low dopant concentration N-type drift layer is grown over the substrate. Alternating N and P-type columns are formed over the drift layer with a higher dopant concentration. An N-type layer, having a higher dopant concentration than the drift region, is then formed and etched to have sidewalls. A P-well is formed in the N-type layer, and an N+ source region is formed in the P-well. A gate is formed over the P-well's lateral channel and next to the sidewalls as a vertical field plate. A source electrode contacts the P-well and source region. A positive gate voltage inverts the lateral channel and increases the conduction along the sidewalls. Current between the source and drain flows laterally and then vertically through the various N layers. On resistance is reduced and the breakdown voltage is increased.

Description

technical field [0001] The present invention relates to a power metal-oxide-semiconductor field-effect transistor (metal-oxide-semiconductor field-effect transistor, hereinafter referred to as MOSFET), especially a vertical superjunction having a planar DMOS portion and a vertical conductive portion MOSFETs. [0002] The priority claimed by this application is the application submitted by Jun Zeng et al. to the United States Intellectual Property Office on February 4, 2014, and its application number is 61 / 935,707, which is hereby incorporated by reference in its entirety. Background technique [0003] Vertical MOSFETs are popular as high voltage and high power transistors due to the ability to provide a thick and low doping concentration drift layer to achieve a high breakdown voltage in the off state. Generally, the MOSFET includes a highly doped N-type substrate, a thick and low-doped N-type drift layer, a P-type body layer adjacent to the drift layer, an N-type source o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78H01L29/732H01L21/8224
CPCH01L29/407H01L29/41766H01L29/42368H01L29/66727H01L29/66734H01L29/7802H01L29/0623H01L29/0878H01L29/6634H01L29/66348H01L29/7396H01L29/0619H01L29/0834H01L29/7813H01L29/7397H01L29/4236H01L29/1095H01L29/0634H01L29/42376H01L29/7811
Inventor 曾军穆罕默德·恩·达维希蒲奎苏世宗
Owner 无锡美偌科微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products