Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Error correction protection architecture and method applied to resistive random access memory cache of solid state disk

A technology of resistive variable memory and solid-state hard disk, which is applied in the direction of static memory, digital memory information, information storage, etc. It can solve the problems of fast read and write speed, high static power consumption, large leakage current, etc., and achieve system performance improvement and hit rate improvement rate, speed-up effect

Active Publication Date: 2015-10-28
XI AN JIAOTONG UNIV
View PDF6 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] The cache in the solid-state disk system can effectively reduce the access of the host to the flash memory and play an important role in improving the performance of the entire system. The traditional cache based on DRAM has large leakage current, loss of information when power is off, and high static performance. The non-volatile memory resistive memory has the advantages of high density, fast read and write speed, and low power consumption. It is considered to be an ideal substitute for dynamic random access memory in solid-state hard disk systems. Sexual problems, especially for resistive variable memory with cross-array structure, as the length of the array increases, the crosstalk will become larger and larger, and the reliability problem will become more prominent

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Error correction protection architecture and method applied to resistive random access memory cache of solid state disk
  • Error correction protection architecture and method applied to resistive random access memory cache of solid state disk
  • Error correction protection architecture and method applied to resistive random access memory cache of solid state disk

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] The present invention is described in further detail below in conjunction with accompanying drawing:

[0022] refer to figure 1 , the code length of the coarse-grained management mapping table in the error correction protection architecture applied to the solid-state hard drive resistive memory cache described in the present invention is the same as the code length of the page cache data, and in the data processing process, the coarse-grained management mapping The address information of the mapping table whose access frequency is greater than the preset value in the table is stored in the mapping table cache of fine-grained management. The entry of a mapping table of coarse-grained management is composed of 1024 address mapping tables. The mapping table cache of fine-grained management Each entry in contains a mapping table information and an error correction code redundancy of the mapping table information; the exchange data between the fine-grained management mapping...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an error correction protection architecture and method applied to the resistive random access memory cache of a solid state disk. The code length of a mapping table under coarse granularity management is the same as the code length of page cache data; in the data processing process, mapping table address information of which the access frequency is greater than a preset value in the mapping table under coarse granularity management is stored into a mapping table cache under fine granularity management; exchange data between the mapping table cache under fine granularity management and the mapping table under coarse granularity management is in units of pages; a page of mapping table information read out from the mapping table under coarse granularity management is completely put into the mapping table cache under fine granularity management, the posterior ten bits in an input logic address request are taken as offset bits, and the left bits in the input logic address are taken as index bits. According to the error correction protection architecture and method applied to the resistive random access memory cache of the solid state disk, the mapping table address information can be obtained and read out efficiently and reliably while the consumed redundant space is limited.

Description

technical field [0001] The invention belongs to the design field of non-volatile memory resistive memory, and relates to an error correction protection framework and method applied to solid-state hard disk resistive memory cache. Background technique [0002] The cache in the solid-state disk system can effectively reduce the access of the host to the flash memory and play an important role in improving the performance of the entire system. The traditional cache based on DRAM has large leakage current, loss of information when power is off, and high static performance. The non-volatile memory resistive memory has the advantages of high density, fast read and write speed, and low power consumption. It is considered to be an ideal substitute for dynamic random access memory in solid-state hard disk systems. Sexual problems, especially for RRAMs with a cross-array structure, as the length of the array increases, the crosstalk will become larger and the reliability problem will ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/08G11C11/56
CPCG06F12/10
Inventor 孙宏滨杨阳张瑞智郑南宁
Owner XI AN JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products