Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device and preparation method thereof

A manufacturing method and semiconductor technology, applied in the fields of semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of random fluctuation of dopants, reduce device ion mobility, small device size, etc., and achieve good threshold voltage characteristics Effect

Active Publication Date: 2015-03-18
SEMICON MFG INT (SHANGHAI) CORP
View PDF5 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Fin Field Effect Transistor (FinFET) has excellent electrostatic control ability due to its small device size and small operating voltage. However, the reduction of device size and operating voltage, especially the reduction of operating voltage, leads to the threshold Control of voltage variability becomes very difficult
In semiconductor devices with large-scale application of Fin Field Effect Transistors (FinFETs), as the process node continues to decrease, the number of ions that need to be implanted continues to decrease (for example, the number of ions that need to be implanted for devices using a 10nm process node is very small), The ion implantation process becomes very difficult to control
[0003] Different metal capping process (capping) can effectively adjust the threshold voltage of FinFET, but this method requires complex integration process and does not bring other improvements
However, the traditional ion implantation process will reduce the ion mobility of the device and may cause random fluctuations of dopants that have a very bad impact on the device.
Also, for the manufacturing method of semiconductor devices using metal gate technology, the ion implantation process also faces the challenge of controlling the ion implantation dose to prevent ions from penetrating into the high-k dielectric layer or the channel region of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and preparation method thereof
  • Semiconductor device and preparation method thereof
  • Semiconductor device and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0047] An embodiment of the present invention provides a method for manufacturing a semiconductor device. The method realizes adjustment of the threshold voltage of the transistor by forming a silicon germanium layer in the channel region of the transistor, and can better realize a semiconductor device with multiple threshold voltages. Since the silicon germanium layer in the channel region can not only improve the carrier mobility, but also adjust the work function, the manufactured semiconductor device has better performance.

[0048] Below, refer to Figure 1A to Figure 1H as well as figure 2 A method for manufacturing a semiconductor device proposed in Embodiment 1 of the present invention will be described. in, Figure 1A to Figure 1H A schematic cross-sectional view of a structure formed in the relevant steps of a method for manufacturing a semiconductor device according to an embodiment of the present invention; figure 2 It is a typical flowchart of a manufacturing m...

Embodiment 2

[0091] An embodiment of the present invention provides a semiconductor device, which can be manufactured by using the method for manufacturing the semiconductor device in the first embodiment above.

[0092] In the semiconductor device of this embodiment, the channel region of the transistor included has a silicon germanium layer, so the threshold voltage of the transistor can be effectively adjusted, so that the semiconductor device has different threshold voltages, that is, has good threshold voltage characteristics.

[0093] Below, refer to image 3 The structure of a semiconductor device proposed in Embodiment 2 of the present invention will be described. in, image 3 It is a schematic cross-sectional view of the structure of a semiconductor device according to an embodiment of the present invention.

[0094] Such as image 3 As shown, the semiconductor device of this embodiment includes: a semiconductor substrate 100 and an N-type low-threshold voltage transistor, an N...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor device and a preparation method thereof, relating to the technical field of semiconductors. The preparation method has the beneficial effects that the threshold voltages of transistors can be effectively regulated by forming germanium-silicon layers in channel regions of the transistors, so that the prepared semiconductor device has different threshold voltages; the semiconductor device can be prepared by adopting the preparation method of the semiconductor device; as the channel regions have different concentrations of germanium-silicon layers, regulation of the threshold voltages of the transistors can be effectively achieved, and then the semiconductor device has good threshold voltage characteristics.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a semiconductor device and a manufacturing method thereof. Background technique [0002] In the field of semiconductor technology, how to reduce power consumption while ensuring the performance of semiconductor devices has become a major challenge faced by people. Power consumption / performance optimization (Power-performance optimization) usually requires semiconductor devices to have multiple threshold voltages (Vt) and low off-current (Ioff). In planar bulk silicon semiconductor devices, multiple threshold voltages are achieved by using two work function layers (corresponding to NFET and PFET respectively) and using different gate lengths and doping concentrations. Fin Field Effect Transistor (FinFET) has excellent electrostatic control ability due to its small device size and small operating voltage. However, the reduction of device size and operating voltage, especial...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L29/78H01L29/10
CPCH01L29/10H01L29/1045H01L29/1054H01L29/66477H01L29/78
Inventor 谢欣云
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products