Semiconductor device with multi-layer epitaxial super junction framework, and manufacturing method of semiconductor device
A manufacturing method and super junction technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of high manufacturing cost, poor reverse recovery characteristics, and long production cycle
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0017] In order to make the objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.
[0018] figure 1 It is a flowchart of a method for manufacturing a semiconductor device with a multilayer epitaxial super junction structure in an embodiment, including the following steps:
[0019] S11, growing an N-type buffer epitaxial layer on the N+ substrate of the wafer.
[0020] See Figure 2A , grow a thicker N-type buffer epitaxial layer 120 on the N+ substrate 110 .
[0021] S12, forming a P-type doped region in the buffer epitaxial layer by photolithography and ion implantation.
[0022] See Figure 2B , form the doped region window by photolithography and form the P-type doped region 122 by ion implantation (the photoresist is in Figure 2B not shown). It can be understood that in an actual device, multiple doped regions 12...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com