Field programmable gate array (FPGA) based inverse synthetic aperture radar (ISAP) imaging parallel envelope alignment method
An envelope alignment and imaging technology, applied in the direction of reflection/re-radiation of radio waves, use of re-radiation, measurement devices, etc. The effect of improving stability, fast operation, and simple and easy method
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0049] The present invention is a kind of FPGA-based ISAR imaging parallel envelope alignment method, see Figure 5 , the inverse synthetic aperture radar ISAR imaging process needs to receive front-end data, that is, the data received by the radar antenna after digital down-conversion processing, followed by envelope alignment processing, then azimuth autofocus processing, and finally azimuth Fourier transform FFT processing to obtain imaging results. The present invention is to complete the envelope alignment process therein. Most systems in current engineering applications use the DSP chip as the core implementation method, because the DSP processor implements the processing of instructions in a serial manner, and the processing speed of each instruction is related to the main frequency of the DSP processor , so the processing speed of the whole system is limited by the main frequency; at the same time, the DSP hardware system structure is complex and difficult to debug, a...
Embodiment 2
[0067] The FPGA-based ISAR imaging parallel envelope alignment method is the same as that in Embodiment 1.
[0068] Step 1. The echo signal received by the radar antenna is sampled by AD and sent to FPGA for 8-fold interpolation processing.
[0069] 1.1) Send the AD-sampled radar signal into the FPGA, and obtain a complex signal through front-end processing; the accuracy of envelope alignment is required to reach 1 / 8 distance resolution unit, so 8 times interpolation processing is required.
[0070] 1.2) Use the parallel Fourier transform FFT core generated by the IP core of the FPGA to perform Fourier transform FFT processing on the above-mentioned obtained data, and then fill the result with zeros to 8 times the length.
[0071] 1.3) Then use the parallel inverse Fourier transform IFFT core generated by the IP core to perform inverse Fourier transform IFFT processing on the above zero-filled data.
[0072] Step 2. Find the frequency domain signal of the radar echo.
[0073...
Embodiment 3
[0092] The FPGA-based ISAR imaging parallel envelope alignment method is the same as that in Embodiment 1-2.
[0093] In step 5 of the present invention, the radar frequency domain echo signal S of this group needs to be 1 (f) Perform complex conjugate point multiplication with the previous group of data stored in the FIFO, wherein the complex conjugate point multiplication, complex conjugate point multiplication adopts the following expression,
[0094] (a+b*j)*(x-y*j)=(ax+by)+(bx-ay)*j
[0095] In the formula, a represents the real part of the complex number (a+b*j), b represents the imaginary part of the complex number (a+b*j); x represents the real part of the complex number (x+y*j), and y represents the complex number (x +y*j); see figure 2 ,exist figure 2 The real part of the complex number (a+b*j) is real(A), the imaginary part of the complex number (a+b*j) is imag(A); the real part of the complex number (x+y*j) is real(B ), the imaginary part of the complex numbe...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com