Semiconductor element, integrated circuit, manufacturing method of semiconductor element and integrated circuit and electronic device

A technology of integrated circuits and manufacturing methods, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, circuits, etc., and can solve problems such as device narrow channel effects, electric field concentration in the edge region of devices, and transistor threshold voltage increase.

Active Publication Date: 2014-02-12
SEMICON MFG INT (SHANGHAI) CORP
View PDF3 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In the integrated circuits manufactured by the prior art, due to the above-mentioned problems, the thickness of the gate oxide layer in the edge region of the device, especially the core device, is relatively thin (relative to the middle region), which is easy to cause problems in the operation of the integrated circuit. During the process, the electric field is concentrated in the edge region of the device, which leads to the opening of the parasitic device in the edge region earlier than the normal device, which will easily cause the narrow channel effect (Narrow width effect; NWE for short) of the device.
For integrated circuits, the narrow channel effect of the device will lead to an increase in the threshold voltage of the transistor, which should be overcome or reduced as much as possible.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor element, integrated circuit, manufacturing method of semiconductor element and integrated circuit and electronic device
  • Semiconductor element, integrated circuit, manufacturing method of semiconductor element and integrated circuit and electronic device
  • Semiconductor element, integrated circuit, manufacturing method of semiconductor element and integrated circuit and electronic device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] An embodiment of the present invention provides a semiconductor device, which can effectively reduce the short channel effect.

[0047] figure 2 It is a schematic structural diagram of a semiconductor device according to an embodiment of the present invention (a cross-sectional view along the width direction of a gate). Depend on figure 2It can be seen that the semiconductor device in this embodiment includes a semiconductor substrate 11, and a gate oxide layer 12 and a gate 13 located on the semiconductor substrate 11, wherein the gate oxide layer 12 of the semiconductor device includes two parts, respectively the first part A gate oxide layer 121 and a second part of the gate oxide layer 122, the first part of the gate oxide layer 121 is located in the width edge region of the gate 13, and the second part of the gate oxide layer 122 is located in the middle region of the gate 13; and, the first part of the gate oxide layer The thickness of the gate oxide layer 121...

Embodiment 2

[0052] An embodiment of the present invention provides an integrated circuit, which can effectively reduce the short channel effect.

[0053] The integrated circuit provided by the embodiment of the present invention includes a semiconductor substrate, and a core device and an input / output device formed on the semiconductor substrate. The core device is located in the core device region (core device region) on the semiconductor substrate, and the input and output devices are located in the input and output device region (I / O device region) on the semiconductor substrate. Wherein, in the core device area of ​​the integrated circuit, various semiconductor devices as described in Embodiment 1 are formed, that is, the core device includes various semiconductor devices described in Embodiment 1.

[0054] Specifically, in this embodiment, the structure of the core device can refer to figure 2 , the gate oxide layer 12 includes two parts, namely a first part of the gate oxide layer...

Embodiment 3

[0064] An embodiment of the present invention provides a method for manufacturing a semiconductor device, which can be used to manufacture the semiconductor device described in Embodiment 1. Next, the detailed steps of the manufacturing method of the semiconductor device proposed by the embodiment of the present invention are described as follows:

[0065] Step 1. Provide a semiconductor substrate;

[0066] This step is exactly the same as the corresponding step in the method for manufacturing a semiconductor device in the prior art. The constituent material of the semiconductor substrate may be undoped single crystal silicon, single crystal silicon doped with impurities, silicon on insulator (SOI) and the like.

[0067] Step 2. Forming a gate oxide layer on the semiconductor substrate, the gate oxide layer includes two parts, respectively a first part of the gate oxide layer located in the width edge region of the gate and a second part of the gate oxide layer located in the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a semiconductor element, an integrated circuit, a manufacturing method of the semiconductor element and the integrated circuit and an electronic device, and relates to the technical field of semiconductors. The semiconductor element comprises a semiconductor substrate, a gate oxide layer and a gate electrode, wherein the gate oxide layer and the gate electrode are formed on the semiconductor substrate, the gate oxide layer is divided into two parts, namely a first part gate oxide layer located in the width edge area of the gate electrode and a second part gate oxide layer located in the middle area of the gate electrode, and the thickness of the first part gate oxide layer is larger than that of the second part gate oxide layer. The integrated circuit adopts the semiconductor element. The invention provides the manufacturing method of the semiconductor element and the integrated circuit and the electronic device adopting the integrated circuit. The semiconductor element, the integrated circuit, the manufacturing method of the semiconductor element and the integrated circuit and the electronic device effectively reduce the narrow channel effect of elements, especially kernel elements, in the semiconductor element and the integrated circuit, improve the performance of the semiconductor element, the integrated circuit adopting the semiconductor element and the electronic device adopting the integrated circuit.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a semiconductor device, an integrated circuit, their manufacturing method and an electronic device. Background technique [0002] A semiconductor device is an important part of a semiconductor integrated circuit. Generally speaking, a semiconductor integrated circuit includes a core device (core device) and an input / output device (I / O device), both of which are semiconductor devices. In integrated circuits manufactured by existing manufacturing methods, especially in integrated circuits using shallow trench isolation (Shallow trench isolation, referred to as STI) technology, due to process factors, the thickness of the gate oxide layer (gate oxide) of the core device , the edge area (corner) of the core device is smaller than the central area (center). Among them, the central region of the device refers to the region close to the center of the device along the width direc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L29/423H01L29/78H01L21/28H01L21/336
CPCH01L29/4232H01L29/42364H01L29/66477H01L29/78
Inventor 刘金华
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products