Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fault simulation system and fault analysis method for single event upset

A single-event flipping and fault simulation technology, applied in the field of single-event flipping fault simulation systems and analysis, can solve problems such as slow simulation speed, and achieve the effects of flexible use, fast simulation speed, and improved simulation speed

Inactive Publication Date: 2013-07-10
NORTHWEST INST OF NUCLEAR TECH
View PDF5 Cites 57 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The software method does not require a complicated experimental system, has low cost, flexible control, and can inject faults during compilation or operation, but the simulation accuracy depends heavily on the accuracy of the fault model, and the simulation speed is also slow, and it usually takes a long time for the program to run once

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fault simulation system and fault analysis method for single event upset
  • Fault simulation system and fault analysis method for single event upset
  • Fault simulation system and fault analysis method for single event upset

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] figure 2 It is a schematic diagram of the hardware structure of the fault injection system in the present invention. The main frame of the system is composed of a host computer and a control board, and the serial port communication protocol RS422 is used for communication between the host computer and the control board. The lower computer adopts TI’s 2000 series DSP TMS320LF2407, which is mainly responsible for receiving commands and data from the upper computer, returning the test data obtained from the test board to the computer, reading and writing Flash, and controlling timing and logic control of the FPGA pair. The FPGA under test is configured and read back.

[0051] The timing and logic control circuit is realized by the Spartan-II series FPGA of Xilinx Company, which is mainly responsible for the realization of the timing and logic control circuit, including: generating the clock signal of the system, such as the synchronous clock of two FPGAs, the output clock...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a fault simulation system and a fault analysis method for single event upset in a large scale integrated circuit SRAM-type FPGA (Field Programmable Gate Array). The fault simulation system comprises a host computer and a control board, wherein the control board comprises a fault injection module, a fault detecting module and a fault analyzing module. The fault simulation system and the fault analysis method provided by the invention are flexible to use, low in cost, high in simulation precision, fast in simulation speed and free from any physical damage to a chip.

Description

technical field [0001] The invention relates to a fault simulation system and analysis method of single event reversal, in particular to a fault simulation system and analysis method for single event reversal in large-scale integrated circuit SRAM type FPGA. Background technique [0002] When a single high-energy charged particle is incident into the sensitive volume of a semiconductor device, the transient disturbance or permanent damage to the circuit is called single event effect. Electronic systems working on satellites and spacecraft are in the space radiation environment, and appropriate hardening measures must be taken to solve the reliability problems caused by single event effects. Field Programmable Gate Array (FPGA) is a semi-customized digital large-scale integrated circuit. The chip contains rich programmable logic resources and interconnection resources. Users can realize various digital circuit functions through programming and configuration. The circuit struc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C29/08G06F17/50
Inventor 王忠明姚志斌郭红霞赵雯丁李利王艳萍肖尧王园明张科营王伟
Owner NORTHWEST INST OF NUCLEAR TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com