Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Clock generator with ultralow power consumption

A clock generator, ultra-low power consumption technology, applied in pulse generation, generation of electrical pulses, electrical components, etc., can solve the problems of inability to meet low power consumption requirements, high power consumption of clock generators, etc., achieve simple structure, ultra-high Low power consumption, small area effect

Active Publication Date: 2012-07-04
杭州中科微电子有限公司
View PDF6 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to overcome the defect that the prior art clock generator consumes a lot of power and cannot meet the requirements of low power consumption, and provides an ultra-low power , output a stable clock, while the power consumption of the circuit is less than 2uA, the circuit is fully integrated in the chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock generator with ultralow power consumption
  • Clock generator with ultralow power consumption
  • Clock generator with ultralow power consumption

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] The specific implementation of the present invention will be described in detail below in combination with the embodiments and accompanying drawings, so as to further illustrate the technical solutions and beneficial effects of the present invention.

[0041] The compositional block diagram of the ultra-low power clock generator of the embodiment of the present invention, as figure 1 As shown, the clock generator with ultra-low power consumption includes a wideband ring oscillator 11 , a frequency detection unit 12 , a self-calibration unit 13 and a frequency divider 14 . The embodiment of the present invention is integrated on the circuit chip, without the need for a complex structure of the PLL, the output clock frequency is adjustable, and the output clock is kept constant under the conditions of process deviation, power supply voltage fluctuation, and temperature change, and the power consumption of the entire circuit is within 2 microns Ann the following. In this ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a clock generator with ultralow power consumption. The clock generator comprises a broadband annular oscillator, a self-correction unit, a frequency detection unit and a frequency divider, wherein the broadband annular oscillator which consists of a phase inverter unit and a decoding and biasing circuit supplies a linearly changed clock signal with a wide range; the self-correction unit which consists of a rising edge detector, a rising edge counter, a reference frequency divider, a state machine, a reference counter, a comparator and a parameter configuration unit is used for correcting change of an output clock of the broadband annular oscillator, which is caused by a process, temperature and voltage; the frequency detection unit which consists of a frequency detection enabling door, a frequency doubler, a detection counter, a parameter configuration unit and a comparator is used for detecting the output clock; and when the frequency offset of the output clock is greater than a preset value, the self-correction unit is started. The clock generator can adjust the frequency of the output clock according to a requirement, has a simple structure, ultralow power consumption, a small area and high reliability, is easy to integrate, and can be widely applied to communication systems, and the shortcoming of the frequency offset of the clock generator is overcome.

Description

technical field [0001] The invention belongs to the technical field of communication, relates to a low-frequency clock circuit, in particular to an ultra-low power consumption clock generator. Background technique [0002] In the communication system, the clock is a necessary and critical signal. In the front end of the RF transceiver, a local oscillator clock is required to down-convert the received RF input signal to an intermediate frequency or zero frequency, or to mix the data modulation signal to High-frequency carrier waves are emitted. In the analog baseband, a clock is needed to sample the intermediate frequency or zero frequency signal. In the baseband processor, a reference clock is needed to perform related processing on the data, so clock generation is an important and key module. [0003] There are several types of clock generation in the prior art: one is the local oscillator clock used for the radio frequency receiving front end, the clock signal has higher ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K3/012
Inventor 尹喜珍莫泰山黄璐马成炎
Owner 杭州中科微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products