Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Self-reconfigurable D/TMR (Dual/Triple Modular Redundancy) system based on FPGA (Field Programmable Gate Array) and fault-tolerant design method thereof

A fault-tolerant design and self-reconfiguration technology, applied to hardware redundancy for data error detection and response error generation, can solve problems such as low utilization of FPGA resources and weak system fault tolerance, and achieve low The effect of power consumption, high resource utilization, and fast self-healing

Inactive Publication Date: 2012-07-04
NANJING UNIV OF AERONAUTICS & ASTRONAUTICS
View PDF2 Cites 18 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, various faults may occur in FPGA logic circuits working in harsh environments, such as transient faults and permanent faults such as Single Event Upset (SEU) phenomena caused by space particle radiation
In recent years, researchers have begun to study FPGA on-chip redundant fault-tolerant technologies, such as FPGA on-chip N-mode redundancy, master-backup redundancy, etc. However, most of these fault-tolerant design methods still use traditional device backup redundancy schemes. The shortcomings of low resource utilization and weak system fault tolerance still exist. How to use the reconfigurable characteristics of FPGA to build a highly reliable fault-tolerant system and how to realize online repair of faulty modules in the fault-tolerant system are important research and exploration issues. Frontier topics

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Self-reconfigurable D/TMR (Dual/Triple Modular Redundancy) system based on FPGA (Field Programmable Gate Array) and fault-tolerant design method thereof
  • Self-reconfigurable D/TMR (Dual/Triple Modular Redundancy) system based on FPGA (Field Programmable Gate Array) and fault-tolerant design method thereof
  • Self-reconfigurable D/TMR (Dual/Triple Modular Redundancy) system based on FPGA (Field Programmable Gate Array) and fault-tolerant design method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The technical solutions of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0015] Such as figure 1 As shown, the present invention provides a self-reconfiguration D / TMR system based on FPGA, including self-reconfiguration controller (realized by Micro Blaze soft core), ICAP (Internet Content Adaptation) interface, configuration area module, System ACE (System Advanced Configuration Environment) interface, UART (Universal Asynchronous Receiver / Transmitter) interface and CF (Compact Flash) card, among them, self-reconfiguration controller, configuration area module, System ACE interface and ICAP interface are all implemented on FPGA, and UART is set The interface is used to realize the communication with the HyperTerminal on the PC, and the ICAP interface, System ACE interface, UART interface and reconfiguration area module are connected to the PLB bus as peripherals, and the external CF card is used to store the b...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a fault-tolerant design method of a self-reconfigurable D / TMR (Dual / Triple Modular Redundancy) system based on an FPGA (Field Programmable Gate Array), comprising the following work steps: (a) utilizing a DMR bit stream to configure a dynamic reconfigurable area; (b) detecting the state of a DMR system through a detection circuit and judging whether faults exit; if not, keeping a DMR state of the dynamic reconfigurable area; otherwise, reading a configuration TMR bit stream on a CF (Collaborative Filtering) card; and configuring the dynamic reconfigurable area into a TMR state. The fault-tolerant design method provided by the invention can overcome the disadvantages of a fault-tolerant mechanism, has the advantages of higher resource utilization rate, high fault-tolerant capability and high reliability, and can realize rapid self-repairing of faults. The invention further discloses the self-reconfigurable D / TMR system based on the FPGA.

Description

technical field [0001] The invention relates to a self-reconfiguration D / TMR system and a fault-tolerant design method thereof, belonging to the technical field of digital system fault tolerance. Background technique [0002] With the rapid development of science and technology, the pace of human exploration and development of space is accelerating, and the structures and functions of various space vehicles are becoming more and more complex, and the requirements for life and reliability are also getting higher and higher. However, due to the harsh electromagnetic interference and extreme temperature environment in which the spacecraft operates in space, it is easy to cause failures of on-board electronic equipment; in addition, the current electronic system is moving towards a complex and highly integrated system-on-chip SOC) direction, traditional electronic system redundancy backup (such as system-level, module-level, chip-level backup) fault-tolerant design methods are...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/16
Inventor 姚睿钟雪燕刘斐文王友仁
Owner NANJING UNIV OF AERONAUTICS & ASTRONAUTICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products