Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Random sampling analog circuit compressed sensing measurement and signal reconstruction method

A technology of analog circuit and signal reconstruction, applied in analog circuit testing, electronic circuit testing, etc., can solve problems such as low test efficiency, difficulty in modeling fault diagnosis equations, and complex and diverse fault conditions in analog circuits.

Inactive Publication Date: 2012-05-02
BEIJING UNIV OF TECH
View PDF5 Cites 25 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] Conventional integrated circuit testing methods have problems such as poor universality, low testing efficiency, and high redundancy of test vector sets. Many factors lead to high testing costs for complex large-scale integrated circuits. Efficient analog circuit testing methods are conducive to improving the cost performance of electronic products.
However, component tolerance, output response continuity and nonlinear factors lead to complex and diverse analog circuit fault situations, and the circuit response state often needs to be described by high-dimensional test data
Due to the large amount of characteristic information contained in analog circuits, the modeling of fault diagnosis equations is extremely difficult, and the traditional fault dictionary method is difficult to effectively extract fault features; starzyk proposed a fault dictionary method, but this method is only suitable for diagnosis after fault component modeling, diagnosis Large-scale circuits are computationally expensive
If the circuit input and output response analysis method is used to extract the time domain or frequency domain response function series core as the fault feature, it is difficult to realize automation and intelligence in online test diagnosis
The latest research results of computational intelligence technologies such as neural network, wavelet analysis and genetic algorithm are used to solve the fault diagnosis equation, avoiding the application of fault diagnosis due to computational complexity and time-consuming, artificial neural network directly from the observation data (training samples) Learning is widely used as a simple and effective identification method and heuristic technology, but it lacks practical value due to a large number of test sample data

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Random sampling analog circuit compressed sensing measurement and signal reconstruction method
  • Random sampling analog circuit compressed sensing measurement and signal reconstruction method
  • Random sampling analog circuit compressed sensing measurement and signal reconstruction method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] The present invention will now be further described with reference to the accompanying drawings and examples. The effect of the solution of the present invention is described below with a specific example.

[0044] Test example circuits such as figure 2 As shown in the figure, 7 test nodes are arbitrarily selected to set sensors at the output node of the analog circuit to construct a distributed test network. The following only takes the 7th node sensor to randomly sample the fault response signal as an example to illustrate its compression measurement and signal reconstruction effects.

[0045] The sparse signal generation process that satisfies the K-sparseness in the frequency domain is defined as follows:

[0046] 1. Discretization processing and sparse representation of the response signal:

[0047] If the seventh node of the analog circuit outputs a one-dimensional time domain continuous signal x(t), it is shown in formula 5.

[0048] x(t)=0.3cos(2πf 1 T s t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a random sampling analog circuit compressed sensing measurement and signal reconstruction method, which belongs to the field of electronic system test and fault diagnosis. Aiming at a fault signal having a sparsity distribution characteristic per se or in an orthogonal space in an output response of an analog circuit, a test node is selected according to a circuit topology structure, circuit output responses are randomly sampled under a distributed sensor test network, response signals are expressed in a sparse way on a transform domain by utilizing discrete orthonormal basis, compressed sensing measurement of the sparse signals is completed under observability matrix projection, and when the recovery rate of signal reconstruction by randomly compressed sampling points reaches more than 80 percent, the compressed measurement values of the circuit output responses are effective, can form a characteristic set and can be used for analog circuit fault diagnosis. The method solves the problems that the traditional analog signal sampling occupies a large number of hardware resources, large signal reconstruction calculated amount and the like; and the random sampling compressed sensing measurement method is utilized to improve the efficiency of electronic system testing.

Description

technical field [0001] The invention relates to the fields of electronic system testing and fault diagnosis, in particular to a method for analog circuit compression sensing measurement and response signal reconstruction, which can be applied to electronic system design verification in the fields of military, communication, electronics and aerospace. , Integrated circuit testing, manufacturing and packaging, automated test production lines and measurement and control equipment research and development. Background technique [0002] Conventional integrated circuit test methods have the problems of poor universality, low test efficiency, and high redundancy of test vector sets. Many factors lead to the high test cost of complex large-scale integrated circuits. Efficient analog circuit test methods are conducive to improving the cost performance of electronic products. . However, component tolerances, continuous output response and nonlinear factors lead to complex and diverse...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/316
Inventor 袁海英黎海涛梅家平
Owner BEIJING UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products