Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for manufacturing SOI (silicon on insulator) LIGBT (lateral insulated gate bipolar transistor) device unit with p buried layer and longitudinal channel

A manufacturing method and vertical technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve problems such as unfavorable energy saving, environmental protection, high on-state power consumption, large on-state resistance, etc. state current and working efficiency, improve system reliability, and improve the effect of longitudinal withstand voltage

Active Publication Date: 2012-12-05
SERVICE CENT OF COMMLIZATION OF RES FINDINGS HAIAN COUNTY
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Because the thermal conductivity of the oxide layer is very low and the thickness is very large, it brings serious self-heating problems and strict heat dissipation requirements to such high-voltage, high-current, and high-power devices. The device must be installed in the process of use. The heat sink is not conducive to energy saving and environmental protection; and when this type of device is turned on, the conductive channel is located on the front surface of the top layer, and the gate field plate is covered on the thicker field oxide layer, resulting in the on-state current flowing to the drift region. The surface is concentrated, the expansion resistance is large, the conductance modulation effect in the drift region is uneven, the on-state resistance is large, the on-state voltage drop is high, the on-state current is small, and the on-state power consumption is high, the device's working efficiency is low, and the temperature rises quickly, which is not conducive to improving Device and System Reliability

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] A method for fabricating a vertical channel SOI LIGBT device unit with a p-buried layer, specifically comprising the following steps:

[0029] 1. Thick-film SOI wafers are used, and the thin buried insulating layer in the middle completely isolates the semiconductor substrate from the buried p-type layer, and the upper surface of the buried p-type layer is completely covered by the n-type top layer semiconductor. Among them, the buried p-type layer has a reverse impurity concentration distribution, and the n-type top layer semiconductor is used to make devices and circuits.

[0030] 2. The polished n-type top-layer semiconductor is first oxidized, first-nitrided, and first-etched to form an isolation region window, and the n-type top-layer semiconductor in the isolation region is removed by DTI (deep trench isolation technology) , forming an isolation oxide layer in which the isolation insulating layer and the buried insulating layer are integrated, and isolating the n-...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a method for manufacturing an SOI (silicon on insulator) LIGBT (lateral insulated gate bipolar transistor) device unit with a p buried layer and a longitudinal channel. The SOI LIGBT device manufactured by the existing method abruptly degrades and even becomes invalid under a high temperature and large current. In the method, SOI materials with p-type buried layers are adopted to manufacture the SOI LIGBT device with the longitudinal channel; the longitudinal withstand voltage is mainly borne by a reversely biased pn junction depletion layer formed by a p-type buried layer with backward impurity concentration distribution and an n-type top layer semiconductor with forward impurity concentration distribution; and the SOI LIGBT device unit is manufactured through ten-time etching and seven-time oxidizing. The method has the beneficial effects of effectively reducing the on-state resistance, on-state voltage drop and on-state power consumption of the device, improving the on-state current and working efficiency of the device, obviously improving the performance of the SOI LIGBT device and improving the reliability of the device.

Description

technical field [0001] The invention belongs to the technical field of semiconductors, and relates to a SOI CMOS VLSI process realization method of a vertical channel SOI (silicon on insulating layer) LIGBT (lateral insulated gate bipolar transistor) device structure of a p-buried layer. Background technique [0002] Due to its small size, weight, high operating temperature and strong radiation resistance, low cost and high reliability, SOI LIGBT devices are used as non-contact power electronic switches or power drivers in smart power It is widely used in electronics, high temperature environment power electronics, space power electronics and vehicle power electronics. SOI CMOS VLSI process technology has advantages such as high process maturity, good dielectric isolation performance, simple isolation process, easy three-dimensional integration, easy integration of micro-optical electromechanical and power and radio frequency monolithic systems, and easy improvement of integ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/762H01L21/331
Inventor 张海鹏齐瑞生刘怡新吴倩倩孔令军汪洋赵伟立
Owner SERVICE CENT OF COMMLIZATION OF RES FINDINGS HAIAN COUNTY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products