Method for debugging 8051 core-based system on chip (SOC) on line

Abstract

The invention relates to a method for debugging an 8051 core-based system on chip (SOC) on line, and belongs to the technical field of integrated circuit design. On-line debugging software on a personal computer (PC) finishes communication with an asynchronous serial interface in the SOC through a serial line so as to realize on-line debugging. The system comprises the on-line debugging software on the PC, an RS232 conversion circuit and the 8051 core-based SOC. The method realizes the 51 instruction analysis, breakpoint processing, operation processing and content debugging of the SOC. Software codes are debugged on line by a few data lines after the mass production of chips is realized, so that the debugging work of the system is greatly simplified, the debugging time is shortened, the function optimization of the system is facilitated and the fault tolerance of the system is enhanced. Meanwhile, the scheme is simple and reliable, avoids using a logic analyzer and automatic test equipment to cause high cost, and can be applied to various SOCs taking an 8051 core as a control core.

Description

technical field [0001] The invention relates to an online debugging method of an 8051 core-based on-chip system, which belongs to the technical field of integrated circuit design. Background technique [0002] With the development of semiconductor integrated circuits, the scope of integrated circuit design is not only concentrated on DRAM, MPU and ASIC products, but System on Chip (SOC) design has gradually become the focus of current integrated circuit design. SOC design inherits other system-driven technologies and is a wide range of high-complexity and high-value semiconductor products. It is generally defined as integrating a microprocessor, an analog IP core, a digital IP core, and a memory (or an off-chip memory control interface) on a single chip. It is an inevitable trend in the development of integrated circuit technology. Reducing design cost and improving system integration are the main goals of SOC. Low-cost implementation of SOC requires the use of IP core re...

AI Technical Summary

Problems solved by technology

The structure of the system is complex, and it is necessary to design a JTAG module that occupies a large system area resource in the SOC. It is suitable for a relatively large-scale SOC, and it is not suitable for a SOC with 51 cores as the processing core.

Images