Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Polymetal interconnecting layer combined aerial on chip

A combined antenna and interconnection layer technology is applied in the direction of antennas, antenna arrays, independent antenna unit combinations, etc. It can solve the problems of low practicability, occupying chip area, and large communication transmission loss, etc., to achieve wide process adaptability and improve Effects of transmission gain and increased impedance bandwidth

Inactive Publication Date: 2012-04-25
SHANGHAI JIAOTONG UNIV
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Traditional dipole antennas, folded line antennas, PIFA antennas, and slot antennas generally have problems such as large antenna size, poor transmission performance, performance is easily affected by nearby metal components, and performance is easily affected by the packaging structure.
[0003] Through literature search to prior art, it is found that the on-chip antenna based on CMOS process, especially the on-chip antenna applied to wireless interconnection is one of the research hotspots in the modern integrated circuit technology, J.Branch et al published in February 2005 in The second issue of IEEE Electron Device Letters: Wireless Communication in a Flip-Chip Package using Integrated Antennas on Silicon Substrate, proposed the use of on-chip thin wire couplers However, due to the limitation of the performance of the on-chip antenna, the communication transmission loss of this system is very large and the efficiency is low; T.Kikkawa et al. published in October 2005 in the Electronic Devices Letters of the Institute of Electrical and Electronics Engineering (IEEE The tenth issue of Electron Device Letters: Ultrawideband Characteristics of Fractal Dipole Antennas Integrated on Si for ULSI Wireless Interconnects (Ultrawideband Characteristics of Fractal Dipole Antennas Integrated on Si for ULSI Wireless Interconnects). pole antenna for ultra-broadband wireless interconnection, but the antenna is large in size and occupies a large amount of valuable chip area, so it is not practical; K. Ohashi et al. published it in the Japanese Journal of Applied Physics in April 2007 Applied Physics) article: On-chip Yagi-Uda Antenna for Horizontal Wireless Signal Transmission in Stacked Multi Chip Packaging (On-chip Yagi-Uda Antenna for Horizontal Wireless Signal Transmission in Stacked Multi Chip Packaging), proposed an on-chip Yagi-Uda antenna, obtained Higher transmission gain, however, the size of the antenna is too large to be practically applied to on-chip wireless interconnection

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Polymetal interconnecting layer combined aerial on chip
  • Polymetal interconnecting layer combined aerial on chip
  • Polymetal interconnecting layer combined aerial on chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] The embodiments of the present invention are described in detail below in conjunction with the accompanying drawings: this embodiment is implemented on the premise of the technical solution of the present invention, and detailed implementation methods and specific operating procedures are provided, but the protection scope of the present invention is not limited to the following the described embodiment.

[0017] Such as figure 1 As shown, this embodiment includes: multi-metal interconnection layer radiating element 1 , feed through hole 2 , short circuit through hole 3 , silicon dioxide layer 4 and silicon substrate 5 . The silicon substrate 5 is located at the bottom, the silicon dioxide layer 4 is above it, and the multi-metal interconnection layer radiation element 1 , feed through hole 2 and short circuit through hole 3 are above it. The center of the multi-metal interconnection layer radiating element 1 is connected to the feed through hole 2 , and both ends are ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an assembly antenna with on-chip polymetallic interlocking layer belonging to the technology field of integrated circuits, which comprises a polymetallic interlocking layer radiating element, a feed perforation, a short-circuiting perforation, a silica dioxide layer and a silicon chip, wherein the center of the polymetallic interlocking layer radiating element is connected with the feed perforation, and the two ends of the polymetallic interlocking layer radiating element are connected with the short-circuiting perforation, thereby forming the polymetallic interlocking layer assembly antenna. Due to adopting the polymetallic interlocking layer composite structure, the invention is capable of effectively increasing radiation volume of the on-chip antenna, reducing the measurement of the on-chip antenna, increasing impedance bandwidth of the on-chip antenna, notability improving transmission gain of the on-chip antenna for applying wireless interconnection, and not occupying any additional chip area, otherwise, the invention is totally compatible for main flow CMOS technology, is fit for the silicon chip with miscellaneous specific resistance without additional impedance match components, at the same time is fit for multilayer low-temperature co-melting ceramic technology, and which has extensive technology adaptability.

Description

technical field [0001] The invention relates to an antenna in the technical field of integrated circuits, in particular to an on-chip multi-metal interconnection layer combined antenna. Background technique [0002] With the continuous development of microelectronics technology, the scale of integrated circuit components increases geometrically as described by Moore's law. Recently, with the maturity and application of micron and submicron technology, people pay more and more attention to the signal integrity of interconnection, that is, global interconnection transmission delay, interconnection power consumption and interconnection reliability. Based on the above considerations, many scholars have proposed to replace the existing interconnection system with wireless interconnection, that is, using on-chip integrated antenna, power amplifier (PA), low noise amplifier (LNA), codec (Coder / Decoder) And other components of the wireless transceiver system to achieve functions su...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01Q1/38H01Q21/00H01Q21/30
Inventor 吴琦金荣洪耿军平叶声毛军发
Owner SHANGHAI JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products