Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Parallel bit test circuits for testing semiconductor memory devices and related methods

A technology for memory testing and testing circuits, applied in static memory, instruments, etc., which can solve the problems of prolonging the total test time of memory cells, increasing costs, and reducing productivity

Inactive Publication Date: 2007-11-14
SAMSUNG ELECTRONICS CO LTD
View PDF1 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

As a result, the total test time for the memory cell may be extended, which may increase cost and / or reduce productivity

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Parallel bit test circuits for testing semiconductor memory devices and related methods
  • Parallel bit test circuits for testing semiconductor memory devices and related methods
  • Parallel bit test circuits for testing semiconductor memory devices and related methods

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053] The present invention will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. However, this invention may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are presented so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the size and relative sizes of elements and regions are exaggerated for clarity.

[0054] It will be understood that when an element or layer is referred to as being "on" or "connected to" another element or layer, it can be directly on the other element or layer, or directly connected to the other element or layer. connected, or intervening elements or layers may also be present. In contrast, when an element is referred to as being "directly on" or "directly connected to" another element o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An integrated circuit device includes a test circuit and at least one flag generator circuit. The test circuit is configured to generate first and second sets of test results in parallel in response to a memory test operation. The first and second sets of test results respectively correspond to first and second memory banks. The test circuit is further configured to merge respective ones of the first set of test results with respective ones of the second set of test results to provide a set of merged test results to respective ones of a set of output terminals of the integrated circuit device. The at least one flag generator circuit is configured to generate a first flag signal that indicates a presence of at least one memory test error in the first set of test results, and a second flag signal that indicates a presence of at least one memory test error in the second set of test results. Based on the set of merged test results and the first and second flag signals, the test circuit may determine which of the memory blocks of the first and second memory banks includes a defective memory cell therein.

Description

[0001] This application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2006-0040884 filed May 8, 2006, the entire contents of which are hereby incorporated by reference. technical field [0002] The present invention relates to semiconductor memory devices, and in particular, to a circuit for testing a semiconductor memory device and an operating method thereof. Background technique [0003] In semiconductor memory devices such as dynamic random access memory devices (DARMs), accurately reading and / or writing data from / to memory cells may require relatively high precision. Therefore, it would be advantageous to find defective memory cells (ie, memory cells that cannot be accurately read and / or written) during device testing. However, while developments in manufacturing processes may increase the number of memory cells integrated into a chip, the trend toward increasingly dense devices may result in a relatively high incidence of such "faulty" cells....

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C29/12G11C29/44G11C29/14
CPCG11C29/44G11C29/40G11C2029/2602G11C29/00
Inventor 李熙春
Owner SAMSUNG ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com