Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

3-D rendering texture caching scheme

a 3d rendering and texture technology, applied in the field of computer graphics processors, can solve the problems of limited texel-to-pixel ratio for interpolation filtering (bilinear, trilinear, etc.), and achieve the effect of increasing the effectiveness of local texel reus

Inactive Publication Date: 2006-07-27
MANTOR MICHAEL +5
View PDF13 Cites 22 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

This approach significantly reduces external memory read operations, increases texture data availability, and achieves high-speed polygon texturing by maximizing local texel reuse and minimizing cache storage requirements, thus enhancing the efficiency of texture mapping in CGP systems.

Problems solved by technology

In addition, when prefiltered texture mapping is used, as described in U.S. Pat. No. 4,727,365 to Bunker et al., the texel to pixel ratio will be limited for any interpolation filtering (bilinear, trilinear, etc.).

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • 3-D rendering texture caching scheme
  • 3-D rendering texture caching scheme
  • 3-D rendering texture caching scheme

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041]FIG. 1 illustrates a functional block diagram of a computer display system. This system generally includes a Central Processing Unit (CPU) 12, a bridge chipset 14, a main memory 24, input devices 22, a display 18, a local graphics memory 20, and a Computer Graphic Processor (CGP) 16. The CGP 16 determines the graphical information to be sent to the display 18 based on inputs from the CPU (12) and data in main memory (24) and local graphics memory (20). The CPU (12) has access to data stored on disk, networks, or CD-ROM, etc. and based on power on sequences, programs booted at start up, and user inputs by the input devices, the CPU (12) will determine the data stream sent to the CGP (16). This data stream will be used by the CGP (16) to create the desired image on the display (18). The viewer is linked to the computer image generation process through an input control device (22) such as a keyboard, mouse, joystick, etc.

[0042] The CGP (16) described in this invention is large a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A 3D rendering texture caching scheme that minimizes external bandwidth requirements for texture and increases the rate at which textured pixels are available. The texture caching scheme efficiently pre-fetches data at the main memory access granularity and stores it in cache memory. The data in the main memory and texture cache memory is organized in a manner to achieve large reuse of texels with a minimum of cache memory to minimize cache misses. The texture main memory stores a two dimensional array of texels, each texel having an address and one of N identifiers. The texture cache memory has addresses partitioned into N banks, each bank containing texels transferred from the main memory that have the corresponding identifier. A cache controller determines which texels need to be transferred from the texture main memory to the texture cache memory and which texels are currently in the cache using a least most recently used algorithm. By labeling the texture map blocks (double quad words), a partitioning scheme is developed which allow the cache controller structure to be very modular and easily realized. The texture cache arbiter is used for scheduling and controlling the actual transfer of texels from the texture main memory into the texture cache memory and controlling the outputting of texels for each pixel to an interpolating filter from the cache memory.

Description

[0001] This application is a continuation of U.S. Ser. No. 09 / 502,994, filed on Feb. 11, 2000, entitled “3-D Rendering Texture Caching Scheme”, which is a non-provisional utility application of U.S. Provisional Application No. 60 / 119,681 filed on Feb. 11, 1999.BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention generally relates to a Computer Graphics Processor (CGP) that has 3D rendering and texturing capabilities and more particularly, to improvements in the method of rendering with application of texture data. The invention will minimize the necessary external bandwidth requirements for texture data and increase the rate at which texture data is available for use in the CGP. The invention also includes an apparatus for an implementation of the methods described herein. [0004] 2. Description of the Prior Art [0005] A CGP is commonly used for displaying images on a display screen that can be comprised of two dimensional data and / or three dimens...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): G09G5/00
CPCG06T1/60G06T15/04G09G3/003G09G5/39G09G2360/121
Inventor MANTOR, MICHAELCAREY, JOHN AUSTINTAYLOR, RALPH CLAYTONPIAZZA, THOMAS A.POTTER, JEFFREY D.SOCARRAS, ANGEL E.
Owner MANTOR MICHAEL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products