FPGA prototype verification device and method

Abstract

The invention discloses an FPGA prototype verification device and method. The device comprises a PICE interface, a clock module, a memory and an FPGA chip which are arranged on a board card. The method comprises the steps that a to-be-verified RTL code used for achieving an MCTP based on a PCIE bus is compiled to generate an execution file; the execution file is transplanted to the FPGA chip; the FPGA chip creates a CPU, a chip internal interconnection bus, a memory controller and an MCTP processing module by running the execution file, wherein the CPU is connected with the memory and the MCTP processing module through the chip internal interconnection bus; and then MCTP data packet receiving and transmitting verification between the CPU and a test host is carried out through the PCIE interface. According to the invention, a software and hardware verification platform is provided for realizing the MCTP by adopting the PCIE bus, time to market of a product is accelerated, and the research and development cycle of the product is shortened.

Description

technical field [0001] The present application relates to the technical field of electronic design, in particular to an FPGA prototype verification device and method. Background technique [0002] FPGA (Field Programmable Gate Array, Field Programmable Gate Array) prototype verification is a mature technology used in ASIC (Application Specific Integrated Circuit, application specific integrated circuit) design, by integrating the RTL (Register Transfer Level, register Transmission level) codes are transplanted into FPGA to verify the related functions of ASIC, which can verify whether the ASIC implementation model matches the expected design performance. [0003] MCTP (Management Component Transport Protocol, Management Component Transport Protocol) is a communication protocol used for data transmission between internal devices of the computer. Line bus), PCIE (Peripheral Component Interconnect Express, high-speed serial computer expansion bus standard) and other buses for ...

AI Technical Summary

Problems solved by technology

However, in the current related technologies, there is no FPGA prototype verification device that implements the MCTP protocol using the PCIE bus

Images