Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A kind of preparation method of semiconductor device

A semiconductor and device technology, applied in the field of semiconductor preparation technology, can solve the problems of long time for semiconductor device preparation, complicated photolithography process, and low preparation efficiency

Active Publication Date: 2021-07-16
DOGAIN LASER TECH (SUZHOU) CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] Photolithography is a process often used in the preparation of semiconductor devices. It belongs to a main process in the production of planar transistors and integrated circuits. The general photolithography process has to go through silicon wafer surface cleaning and drying, primer coating, spin coating photoresist, soft baking , alignment exposure, post-baking, development, hard-baking, etching, detection and other processes, the visible lithography process is more complicated, and it takes many steps to complete a lithography
For the formation of complex patterns in semiconductor devices, sometimes it takes more than two photolithography steps to obtain the final pattern. In this way, the photolithography process makes the preparation of semiconductor devices take a long time and the preparation efficiency is low.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A kind of preparation method of semiconductor device
  • A kind of preparation method of semiconductor device
  • A kind of preparation method of semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The technical solutions in the embodiments of the present application will be clearly and completely described below in conjunction with the drawings in the embodiments of the present application.

[0028] In the description of this application, it should be noted that the orientation or positional relationship indicated by the terms "inner", "outer", etc. is based on the orientation or positional relationship shown in the drawings, or the usual placement of the application product when it is used. Orientation or positional relationship is only for the convenience of describing the present application and simplifying the description, and does not indicate or imply that the referred device or element must have a specific orientation, be constructed and operated in a specific orientation, and thus should not be construed as limiting the present application. In addition, the terms "first", "second", etc. are only used for distinguishing descriptions, and should not be const...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present application provides a method for preparing a semiconductor device, which relates to the technical field of semiconductor preparation technology. The method includes covering a wafer with a non-photosensitive material layer; covering the non-photosensitive material layer with a photosensitive material layer; forming a preset pattern on the non-photosensitive material layer to expose the wafer surface, wherein a first opening is formed on the photosensitive material layer, a second opening is formed on the non-photosensitive material layer, and the aperture of the first opening is smaller than the second opening. The diameter of the opening; forming a first depth groove on the exposed wafer; forming a second depth groove at the bottom of the first depth groove, wherein the width of the second depth groove is less than or equal to the width of the first depth groove; removing the wafer The remaining non-photosensitive material layer and photosensitive material layer. It can be formed by only one patterning process, which saves photolithography steps, reduces the steps of removing photoresist, and improves the preparation efficiency by reducing the number of photolithography times.

Description

technical field [0001] The present application relates to the technical field of semiconductor preparation technology, in particular to a method for preparing a semiconductor device. Background technique [0002] Photolithography is a process often used in the preparation of semiconductor devices. It belongs to a main process in the production of planar transistors and integrated circuits. The general photolithography process has to go through silicon wafer surface cleaning and drying, primer coating, spin coating photoresist, soft baking , alignment exposure, post-baking, developing, hard-baking, etching, detection and other processes, the visible lithography process is relatively complicated, and many steps are required to complete a lithography. For the formation of complex patterns in semiconductor devices, sometimes more than two photolithography steps are required to obtain the final pattern. In this way, the photolithography process makes the preparation of semiconduc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/308
CPCH01L21/3086
Inventor 浦栋惠利省李靖杨国文
Owner DOGAIN LASER TECH (SUZHOU) CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products