Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A coarse-grained dynamic reconfigurable processor and its data processing method

A data processing and processor technology, applied in the direction of electrical digital data processing, architecture with a single central processing unit, instruments, etc., can solve the problems that cannot meet the general hardware programming flexibility, high computing performance and high energy efficiency at the same time, Achieve the effect of avoiding memory access conflicts, reducing waiting time, and reducing configuration time

Active Publication Date: 2021-06-25
NANJING UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] Purpose of the invention: To provide a coarse-grained dynamic reconfigurable processor and its data processing method to solve the problems in the traditional computing architecture that cannot simultaneously satisfy the versatility of applications in the field, the flexibility of hardware programming, high computing performance and high energy efficiency question

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A coarse-grained dynamic reconfigurable processor and its data processing method
  • A coarse-grained dynamic reconfigurable processor and its data processing method
  • A coarse-grained dynamic reconfigurable processor and its data processing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0060] This embodiment discloses a common coarse-grained dynamic reconfigurable processor in the field, and its architecture schematic diagram is as follows figure 1 As shown, the processor includes the following main units: a control unit; a reconfigurable control unit; a reconfigurable computing array; an on-chip storage pool composed of a plurality of on-chip storage blocks; a conflict-free address for generating the access addresses of the on-chip storage blocks A generator; a direct memory access (DMA) module and a data distribution module between the DMA and a storage pool.

[0061] The relationship between the main units is as follows: the control unit sends the configuration information obtained through analysis to the reconfigurable control unit; the reconfigurable control unit generates all options in the reconfigurable computing array according to the configuration information The selection signal of the channel completes the reconfiguration of the computing array; ...

Embodiment 2

[0063] On the basis of Embodiment 1, the schematic diagram of the structure of the control unit is as follows figure 2 As shown, it mainly includes the following main units: configuration interface, configuration information cache, configuration information parsing unit, finite state machine, DMA control interface, status register, etc. The relationship between the main units is as follows: the reconfigurable processor disclosed in the present invention actively or passively receives external configuration information through the configuration interface; when in the configuration information prefetching mode, the configuration interface stores the received configuration information into In the configuration information cache; the configuration information parsing unit reads the configuration information from the configuration information cache, and then decomposes it into multiple sub-configuration words, and then parses it according to the bit field meaning of the agreed conf...

Embodiment 3

[0065] On the basis of Embodiment 1 or Embodiment 2, the schematic diagram of mapping operators to reconfigurable computing arrays is as follows: image 3 , Figure 4 , Figure 5 shown. Reconfigurable computing arrays are interconnected by reconfigurable computing units, where image 3 and Figure 4 Both are single reconfigurable computing units. The reconfigurable calculation unit includes several basic calculation components according to the requirements of the application field. In this embodiment, it includes complex multiplication, complex addition, real number multiplication, and real number division. In addition, it also includes a selection path between these calculation components, so it can be Different functions can be realized through different gating of the selection channel, such as image 3 As shown, the multiple addition function is realized by gating, such as Figure 4 As shown, the pipelined complex multiplication and accumulation function is realized b...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to a coarse-grained dynamic reconfigurable processor and its data processing method, including a control unit for parsing configuration information; a reconfigurable control unit for receiving configuration information parsed from the control unit; An on-chip storage pool composed of a plurality of on-chip storage blocks; a conflict-free address generator for generating access addresses of the on-chip storage blocks; a direct memory access module; and a data distribution module between the direct memory access module and the storage pool. The present invention can realize fast and dynamic switching between the next operator and the current operator through two-stage configuration, configuration information prefetch, second-stage partial configuration, etc. Generators and other methods can achieve high-performance, high-energy-efficiency operator implementation.

Description

technical field [0001] The invention relates to the field of integrated circuits, in particular to a coarse-grained dynamically reconfigurable processor and a data processing method thereof. Background technique [0002] Traditional computing chip architectures that execute specific applications can be divided into two categories: general computing and special computing. [0003] The core of general computing is the instruction-driven general processor GPP (General Purpose Processor). Traditional GPP adopts von Neumann structure, including storage unit, operation unit, control unit, input unit and output unit. The operation of the entire system is completely controlled by program instructions, so different algorithms can be realized through different instruction combinations, so it has high flexibility and versatility, and can reduce costs. However, since the execution process of instructions specifically includes several steps such as instruction fetching, decoding, regis...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F15/78G06F15/177
CPCG06F15/177G06F15/7871Y02D10/00
Inventor 李丽傅玉祥何书专李伟
Owner NANJING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com