Single event effect suppression structure of solid-state power controller control loop

A single event effect and control loop technology, applied in the direction of output power conversion devices, electrical components, etc., can solve the problems of inability to receive communication instructions, loss of SSPC basic functions, and single event effect protection functions, etc., to achieve suppression of single event effects , to avoid the effect of uncertain output status

Active Publication Date: 2020-06-16
SHANGHAI AVIATION ELECTRIC
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] 1. Two-way power supply is adopted, and there is power supply switching logic. The circuit is too complicated, which makes it difficult to integrate this principle into the original SSPC function (overload, short circuit protection, etc.)
A consequence of this implementation is that the single event effect protection function is there, but the basic function of SSPC is lost
[0006] 2. After the single event effect occurs in the circuit, the processor cannot return to the normal working state, the communication between SSPC and the outside world is interrupted, and it cannot receive new communication instructions, nor can it re-upload the channel status
The short circuit protection is completed by the hardware logic (Short Circuit block diagram), but it will send an Alarm signal to the uP after the protection is completed to notify the unprocessor channel that a short circuit has occurred

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Single event effect suppression structure of solid-state power controller control loop
  • Single event effect suppression structure of solid-state power controller control loop
  • Single event effect suppression structure of solid-state power controller control loop

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The present invention will be further described in detail below through specific embodiments in conjunction with the accompanying drawings. It should be noted here that the descriptions of these embodiments are used to help understand the present invention, but are not intended to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not constitute a conflict with each other.

[0028] See Figures 3 to 4 , on the basis of the basic overload, short circuit protection and status reporting of the original SSPC, this patent adds a single event effect protection function. That is to add a buffer circuit between the processor and the power device driver. When the processor is disturbed by the single event effect and works abnormally, the buffer circuit can maintain the state of the last command, so that the load driver will not jump, and ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a single event effect suppression structure of a solid-state power controller control loop. The structure comprises a microprocessor, a logic controller, a buffering unit and apower-on delay unit; the microprocessor is used for outputting a control instruction and a clock signal; the buffering unit periodically acquires the control instruction from the microprocessor according to a clock signal from the microprocessor; if the clock signal of the current acquisition period is in a normal state, the buffering unit stores the control instruction acquired in the current acquisition period into a memory and transmits the control instruction to the logic controller; and if the clock signal in the current acquisition period is in an abnormal state, the buffering unit outputs the control instruction in the memory to the logic controller; and the power-on delay unit is used for ensuring that the microprocessor works before the buffering unit. The structure can inhibit asingle event effect and has all the functions of SSPCs in the past.

Description

technical field [0001] The present invention relates to single event effect suppression structures for control loops of solid-state power controllers. Background technique [0002] Avionics products will be exposed to the electromagnetic environment of solar particle radiation, and large-scale integrated circuits, such as microprocessors or memories, are more susceptible to this kind of interference, causing the value of a certain bit to flip instantaneously or permanently, the so-called single event effect. Single event effects are classified as Single Event Upset (SEU) or Single Event Latch-ups (SEL). When the control engine of the SSPC is disturbed by the single event effect, it may cause the program to run away, and the SSPC channel is in an uncontrollable state, thus threatening aviation safety. Regarding the mechanism of single event effect, the industry has not yet given a complete explanation. An effective way to prevent this kind of electromagnetic interference i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H02M1/44H02M1/34
CPCH02M1/44H02M1/34H02M1/0012Y02D10/00
Inventor 万波
Owner SHANGHAI AVIATION ELECTRIC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products