Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Gallium oxide transistor and preparation method thereof

A gallium oxide and transistor technology, which is applied in the field of preparation of gallium oxide transistors, can solve problems such as reducing device stability, difficulty in realizing normally-off MOSFETs, and limiting performance of high-voltage field-effect transistors.

Active Publication Date: 2019-12-13
UNIV OF SCI & TECH OF CHINA
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, because gallium oxide is difficult to invert, and P-type impurities are difficult to activate effectively, it is impossible to use the channel layer and the source-drain active region to form a reverse PN junction to achieve effective turn-off. Therefore, the realization of normally-off MOSFET based on gallium oxide material more difficult
[0005] The preparation MOSFET problem of prior art is: the small bandgap width of Si itself, low theoretical breakdown field intensity have limited the performance of HVFET greatly; Complicated Si base HVFET structure (as Super-Junction , Reduce Surface Field, etc.) increase the production cost of the device and reduce the stability of the device, so that the cost advantage of the Si material itself is weakened due to the introduction of complex processes
Although the high interface state charge depletes the channel and realizes the normally-off operation, it also brings about the problem of device stability.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Gallium oxide transistor and preparation method thereof
  • Gallium oxide transistor and preparation method thereof
  • Gallium oxide transistor and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0044] see Figure 1-8 As shown, the preparation method of the gallium oxide transistor of the specific embodiment of the present invention includes the following steps:

[0045] (1) Preparation of high-quality gallium oxide single crystal material, which has a three-layer structure of low resistance (high n-type doping concentration), high resistance value (low n-type doping concentration) and low resistance (high n-type doping concentration) , including a first n-type doped gallium oxide layer 103 , a second n-type doped gallium oxide layer 102 , and a third n-type doped gallium oxide layer 101 from bottom to top. The single crystal material of the first n-type doped gallium oxide layer 103 can be prepared by a guided mode method, which is a method of growing a single crystal, specifically, heating the material to a molten state through a metal iridium crucible, and then guiding the melting through a seed crystal The liquid diffuses along the gap of the mold to gradually exp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a gallium oxide transistor and a preparation method thereof. The transistor comprises a gallium oxide single crystal material, an upper electrode, a P-type doping layer, a gatedielectric layer, a gate electrode and a lower electrode, wherein one side surface of the gallium oxide single crystal material is provided with a channel; the upper electrode is disposed on top of the channel of the gallium oxide single crystal material; the P-type doping layer is arranged on the channel bottom of the gallium oxide single crystal material; the gate dielectric layer is arranged onthe P-type doping layer; the gate electrode is arranged on the gate dielectric layer; and the lower electrode is disposed on the other side of the gallium oxide single crystal material. According tothe gallium oxide transistor, the extremely wide forbidden band width and the high theoretical breakdown field strength of the gallium oxide material are fully utilized to achieve the purpose of further improving the high-voltage bearing capacity of the MOSFET.

Description

technical field [0001] The invention relates to the field of semiconductors, further relates to a gallium oxide transistor, and further relates to a preparation method of the gallium oxide transistor. Background technique [0002] Gallium oxide is a new type of ultra-wide bandgap semiconductor material. Its bandgap exceeds traditional wide-gap semiconductor materials such as SiC and GaN, and it has a higher theoretical breakdown field strength (E c =8MV / cm), which means that it can carry a higher voltage without being damaged by breakdown, through the power quality factor (μm 0 E. c 2 , μ is the carrier mobility, m 0 is the carrier effective mass), which exceeds SiC and GaN, so gallium oxide-based power devices are expected to carry higher voltage than SiC and GaN, thus occupying a place in the field of ultra-high voltage. In addition, large-scale, high-quality gallium oxide single crystals can be prepared on a large scale through an improved fusion method, known as the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78H01L29/24H01L21/34
CPCH01L29/7828H01L29/24H01L29/66969
Inventor 龙世兵吴枫
Owner UNIV OF SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products