Multistage scheduling method and device, network chip and storage medium
A technology of a network chip and a scheduling method, applied in the directions of multi-programming devices, program startup/switching, etc., can solve problems such as inability to realize and difficult
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0017] In order to make the purpose, technical solutions and advantages of the embodiments of the present application clearer, the specific technical solutions of the present application will be further described in detail below in conjunction with the drawings in the embodiments of the present application. The following examples are used to illustrate the present application, but not to limit the scope of the present application.
[0018] figure 1 It is a schematic diagram of the three-level scheduling QoS mapping relationship in related technologies, such as figure 1 As shown, the number of members of the first-level scheduling 11 is N, the number of members of the second-level scheduling 12 is M, and the number of members of the third-level scheduling 13 is L, and each member of each level of scheduling will have X priorities Child nodes (subordinate nodes). The number of data streams in the device is K. There is a certain mapping relationship between data streams and ad...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com