Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Bottom trench Schottky contact sic MOSFET device

A technology of Schottky contact and groove bottom, which is applied in the field of electronic science, can solve the problems of large leakage current in the blocking state, achieve good short-circuit capability, avoid bipolar degradation problems, low reverse turn-on voltage and conduction loss Effect

Active Publication Date: 2021-07-27
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] In order to optimize the performance of the third quadrant of SiC MOSFET devices and avoid bipolar degradation, and at the same time avoid the problem of excessive leakage current in the blocking state caused by the integration of the integrated Schottky interface electric field, the present invention proposes an integrated Schottky at the bottom of the groove. Diode-based SiC MOSFET devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Bottom trench Schottky contact sic MOSFET device
  • Bottom trench Schottky contact sic MOSFET device
  • Bottom trench Schottky contact sic MOSFET device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0034] Such as figure 2 As shown, the groove bottom Schottky contact SiC MOSFET device of this embodiment includes: an N-type substrate 12, an N-type epitaxial layer 10 located above the N-type substrate 12, and a P-body located above the N-type epitaxial layer 10 Region 20, P+ contact region 21 and N+ contact region 11 located above P-body region 20, oxide layer 4 and gate 3 located between P-body region 20, Schottky contact electrode located below gate 3 53, and the oxide layer 4 is filled between the Schottky contact electrode 53 and the gate 3, the Schottky contact electrode 53 forms a Schottky contact with the N-type epitaxial layer 10, and the P- The shield region 22, the source 51 located above the P+ contact region 21 and the N+ contact region 11, and the source 51 forms ohmic contacts with the P+ contact region 21 and the N+ contact region 11 at the same time, and the drain located below the N-type substrate 12 52 , and the drain 52 forms an ohmic contact with the N...

Embodiment 2

[0041] Such as image 3 As shown, the difference between the device structure of this embodiment and Embodiment 1 is that the gate 3 is split into two side gates, and the middle of the side gates is filled with an oxide layer 4 .

Embodiment 3

[0043] Such as Figure 4 As shown, the main difference between this embodiment and Embodiment 1 is that the gate 3 is split into two side gates, and the middle of the side gates is filled with metal so that the source electrode 51 and the Schottky contact electrode 53 are connected to form the same area, which is metal electrode 54 . An oxide layer 4 is filled between the metal electrode 54 and the gate 3 .

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a SiC MOSFET device with Schottky contact at the bottom of the trench, comprising: N-type substrate, N-type epitaxial layer, P-body region, P+ contact region, N+ contact region, oxide layer, gate, and Schottky contact electrode, P-shield region, source, drain, the present invention can improve the performance of the third quadrant of SiC MOSFET, realize low reverse turn-on voltage and conduction loss and avoid the problem of bipolar degradation, when the device is turned off, the bottom P The ‑shield area can not only shield the electric field at the chamfer of the groove gate, but also protect the integrated Schottky interface at the bottom of the groove, effectively suppressing the excessive electric field at these two places, and improving the overall electrical characteristics and reliability of the device. Compared with traditional The structural channel is pinched off, and a JFET pinch is formed between the P-shield regions of adjacent cells of the device, and the Schottky contact electrode can also provide auxiliary depletion, so the structure has better short-circuit capability.

Description

technical field [0001] The invention belongs to the field of electronic science and technology, and mainly relates to the technology of power semiconductor devices, in particular to a Schottky contact SiC MOSFET device at the bottom of a groove. Background technique [0002] The wide bandgap semiconductor material SiC is an ideal material for preparing high-voltage power electronic devices. Compared with Si materials, SiC materials have a high breakdown electric field strength (4×10 6 V / cm), high carrier saturation drift velocity (2×10 7 cm / s), high thermal conductivity (490W / Mk), good thermal stability, etc., so it is especially suitable for high-power, high-voltage, high-temperature and radiation-resistant electronic devices. [0003] MOSFET is the most widely used device structure in SiC power devices. Compared with bipolar devices, SiC MOSFET has lower switching loss and higher frequency characteristics because it has no charge storage effect. [0004] Due to the poor ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/47H01L29/06
CPCH01L29/0607H01L29/0684H01L29/47H01L29/7828
Inventor 李轩肖家木邓小川张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products