Hardware fault diagnosis circuit and method, and mainboard

A hardware fault diagnosis circuit technology, applied in the computer field, can solve problems such as difficulties in motherboard fault diagnosis and troubleshooting, and achieve the effect of accurately locating hardware faults

Inactive Publication Date: 2018-08-24
深圳市国鑫恒宇科技有限公司
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This brings great difficulties to th

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hardware fault diagnosis circuit and method, and mainboard
  • Hardware fault diagnosis circuit and method, and mainboard
  • Hardware fault diagnosis circuit and method, and mainboard

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0065] Such as figure 2 As shown, the first embodiment of the hardware fault diagnosis method of the present invention includes the following steps:

[0066] Step S100 , after the motherboard is powered on, run the BIOS to initialize the pins GPIO1 , GPIO2 , GPIO3 , and GPIO4 of the PCH chip.

[0067] It should be noted that after the motherboard is powered on, the BIOS does not run in the standby state. After the power-on sequence, the BIOS starts to run, and completes the self-test and initialization of the CPU and memory, and the initialization of peripheral devices such as PCIE and SATA. functions such as booting the operating system.

[0068] Specifically, please refer to image 3 , image 3 yes figure 2 Schematic diagram of the refinement process of step S100.

[0069] Such as image 3 As shown, as an implementation, the above step S100, after the motherboard is powered on, runs the BIOS, and initializes the pins GPIO1, GPIO2, GPIO3, and GPIO4 of the PCH chip, in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a hardware fault diagnosis circuit and method, and a mainboard. The circuit comprises a resistor R1, a resistor R2, a resistor R3, a resistor R4, an XNOR gate, a first watchdogchip and a second watchdog chip. For the problem of jamming due to hardware initialization failure, an effective solution is given; through cooperation of BIOS software, BMC software and hardware, hardware faults can be automatically diagnosed for whether BMC Boot loader-based hardware initialization failure or BIOS-based hardware initialization failure in whether a development stage or a user scene; locating is accurate; convenience and quickness are achieved; each mainboard can be covered; and small-probability faults can be solved.

Description

technical field [0001] The invention relates to the technical field of computers, in particular to a hardware fault diagnosis circuit, method and mainboard. Background technique [0002] Generally, there are two independently running software systems on the mainboard of a server. One is the BIOS software system, which is mainly responsible for hardware self-test, initialization and booting of the operating system, and the other is the BMC software system, which is mainly responsible for initializing the mainboard management controller, remote Monitor and manage the main board, firmware upgrade and other functions. After the mainboard of the server is powered on, the BMC software starts to run in the shutdown state. Firstly, the Boot loader is run to initialize the hardware device of the management controller and establish a map of the memory space. Then, the operating system kernel is invoked to enter the system and run the BMC service program. In the standby state, the BIO...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/267
CPCG06F11/267
Inventor 赵士亮
Owner 深圳市国鑫恒宇科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap