Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

SoC chip-based deep neural network embedded realization method

A technology of deep neural network and implementation method, applied in the field of airborne intelligent computing, can solve problems such as poor flexibility, long verification period, and very difficult timing design, and achieve the effect of improving flexibility, reducing size and power consumption

Inactive Publication Date: 2018-06-15
XIAN AVIATION COMPUTING TECH RES INST OF AVIATION IND CORP OF CHINA
View PDF3 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, the scale of deep neural networks is often very large, running on workstations, supercomputers and even computer clusters, it is difficult to run in an airborne embedded computing environment with limited resources. Currently, there are two opinions on the implementation of neural networks in embedded environments. Two main research directions: First, implement based on ASIC custom circuit, and design hardware circuit according to the resource requirements and topological structure of the deep neural network model used; however, ASIC design is difficult and the verification period is long, and the network model cannot be reproduced after the design is completed. change, very inflexible
Another direction is the embedded implementation of deep neural network based on FPGA. Compared with ASIC, FPGA hardware circuit design has a better design iteration speed and can be verified quickly. Moreover, FPGA has reconfigurable characteristics, which can be compared when the network changes. It is easy to make changes; however, the scheduling ability of the FPGA chip is weak, and the timing design is very difficult when implementing a deep neural network

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SoC chip-based deep neural network embedded realization method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] See attached figure 1 The present invention is described in further detail.

[0016] The method is implemented based on the SoC chip. The main program of the neural network is implemented on the processor core to complete the global scheduling task; the calculation-intensive part is implemented on the programmable logic to complete the parallel computing task; the two parts are controlled by the high-speed bus on the chip. The exchange of state information realizes the cooperative work of the processor and programmable logic; when the deep neural network is running, the input information is transmitted to the SoC chip through the video interface, Ethernet interface, bus interface or storage interface according to the actual situation, and is processed as needed. The image grayscale calculation, data normalization or image segmentation and other preprocessing processes are completed in the processor. At the same time, the processor controls the calculation logic and rel...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the field of airborne intelligent computing, and provides an SoC chip-based deep neural network embedded realization method. The method is realized based on an SoC chip; a neural network main program is realized in a processor core and finishes a global scheduling task; a computing-intensive part is realized in programmable logic and finishes a parallel computing task; andthe two parts perform control instruction and state information exchange through an on-chip high-speed bus to realize cooperative work of a processor and the programmable logic. According to the method provided by the invention, the processor core in an SoC is used for executing an overall scheduling task, so that the dynamical reconfiguration characteristic of an FPGA is better utilized and thenetwork flexibility is improved.

Description

technical field [0001] The invention belongs to the field of airborne intelligent computing, and proposes an embedded implementation method of a deep neural network based on an SoC chip. Background technique [0002] In the 2015 ImageNet Challenge, the image recognition ability of the deep neural network exceeded that of the human eye; in 2016, AlphaGo, an artificial intelligence Go program developed by DeepMind based on the deep neural network, defeated the world champion Li Shishi; in the same year, Google Launched a translator based on deep neural network, the quality of Chinese-English translation reached 80%. The deep neural network has shown better and better application effects in intelligent computing tasks in many fields, and it also has excellent application in the aviation field prospect. Intelligent computing systems based on deep neural networks can better complete auxiliary and even automatic driving tasks. For example, intelligent image recognition can help d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06N3/04G06N3/06
CPCG06N3/063G06N3/045
Inventor 程陶然文鹏程白林亭李阳谢建春郭锋
Owner XIAN AVIATION COMPUTING TECH RES INST OF AVIATION IND CORP OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products