Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

De-allocation command processing acceleration method and storage device

A de-allocation and command technology, applied in the storage field, can solve problems such as prolonging the processing time of de-allocation commands, affecting the performance of solid-state drives, and affecting the execution of IO commands.

Active Publication Date: 2018-03-13
MEMBLAZE TECH BEIJING
View PDF10 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in the prior art, a large number of memory access operations are required during the execution of the de-allocation command, which seriously prolongs the processing time of the de-allocation command and affects the performance of the solid-state disk, thereby affecting the performance of simultaneous IO commands. implement

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • De-allocation command processing acceleration method and storage device
  • De-allocation command processing acceleration method and storage device
  • De-allocation command processing acceleration method and storage device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0080] A table structure that stores mapping information from logical addresses to physical addresses is called an FTL table. The FTL table is important metadata in solid-state storage devices. The FTL table records the address mapping relationship in units of data pages in the storage device. The FTL table includes entries (or entries) of multiple FTL tables. In an example, the entry of each FTL table records the correspondence between a logical page address and a physical page. In another example, the entries of each FTL table record the corresponding relationship between multiple consecutive logical page addresses and multiple consecutive physical pages. In yet another embodiment, the entry of each FTL table records the correspondence between the logical block address and the physical block address. In yet another example, the FTL table records the mapping relationship between the logical block address and the physical block address, and / or the mapping relationship betwe...

Embodiment 2

[0085] In this embodiment, an erasing or garbage collection operation is performed in units of physical blocks in the storage device. In this embodiment, the entry of each FTL table records the correspondence between a logical page address and a physical page. In the solid-state disk, an FTL table, a valid page table, and a valid page count table are maintained. in, figure 2 It is a schematic diagram of the FTL table before processing the de-allocation command in this embodiment, and the FTL table indicates the corresponding relationship between the logical page address and the physical page address. image 3 A schematic diagram of the valid page table before the processing in this embodiment is allocated before the command ( image 3 only shown in figure 2 The effective page table of the physical block related to the FTL table in the FTL table), the effective page table records the state of the data corresponding to the logical page stored in the corresponding physical b...

Embodiment 3

[0101] In the third embodiment, in order to efficiently process the de-allocation commands, a de-allocation table is also maintained. Further, the de-allocation table is also written into the NVM, so that when restarting after abnormal power failure, the correct FTL table can be obtained through the information recorded in the de-allocation table.

[0102] Figure 10 with Figure 11 is a schematic diagram of the allocation table, where, Figure 10 It is a schematic diagram of the de-allocation table before processing the de-allocation command in the embodiment of the present invention; Figure 11 It is a schematic diagram of the de-allocation table after the de-allocation command is processed in the embodiment of the present invention. Such as Figure 10 with Figure 11 As shown, in the allocation table, information corresponding to whether each logical address in the FTL table is allocated is stored. As an example, a 1-bit storage space is provided for each logical addr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a de-allocation command processing acceleration method and a storage device, relates to the technical field of storage, and solves the technical problem of influence of de-allocation command processing on IO command execution in the prior art. The de-allocation method comprises the steps of obtaining a logic address range indicated by a de-allocation command according to the de-allocation command; updating a de-allocation table and setting a table item of the de-allocation table corresponding to the logic address rage indicated by the de-allocation command to be a firstspecified value, wherein the de-allocation table is used for recording whether a logic address in an FTL table is allocated or not; and instructing the de-allocation command to be executed. The de-allocation method is applied to the processing of the storage device.

Description

technical field [0001] The present invention relates to the technical field of storage, in particular to a method for processing deallocation commands and read commands, a storage device and a computer program. Background technique [0002] The host and the storage device can be coupled in various ways, including but not limited to connecting the host through SATA, IDE, USB, PCIE, NVMe (NVM Express), SAS, Ethernet, Fiber Channel, wireless communication network, etc. with storage devices. A host may be an information processing device capable of communicating with a storage device in the above manner, for example, a personal computer, a tablet computer, a server, a portable computer, a network switch, a router, a cellular phone, a personal digital assistant, and the like. [0003] figure 1 A block diagram of a storage device. The solid-state storage device 102 is coupled with the host, and is used to provide storage capacity for the host. The host and the solid-state stor...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F12/06
CPCG06F12/0653
Inventor 于松海蔡述楠郭志红高慧娟
Owner MEMBLAZE TECH BEIJING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com