Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Embedded motor and load power level simulation system

A load power, simulation system technology, applied in simulators, general control systems, control/regulation systems, etc., can solve problems such as motor destructiveness, unfavorable fault control, and unseen problems, and achieve high precision and strong adaptability. Effect

Active Publication Date: 2013-05-08
BEIJING INST OF CONTROL ENG
View PDF4 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, there are no published articles and related patents on the design of power-level analog systems.
[0007] The first method can meet the demand for closed-loop testing of product electrical performance, but the use of weights and other devices cannot realize the dynamic simulation of the load, and the real moving mechanism is used to simulate the dynamic simulation of driving on the simulated moon field, and the load change process is difficult to measure and control. , which is not conducive to the evaluation and verification of driving performance
At the same time, real motors cannot satisfy the simulation of motor parameter changes
Additionally, fault simulation with real motors is often destructive to the motor and detrimental to fault control
[0008] The second method, using signal-level simulation, can realize the simulation of motor parameters, HALL, and resolver signals. It has high precision and is flexible and controllable, but it cannot simulate the characteristics of motor load changes and cannot meet the driving performance test requirements for control drive circuits.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Embedded motor and load power level simulation system
  • Embedded motor and load power level simulation system
  • Embedded motor and load power level simulation system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] The invention provides an embedded motor and load power level simulation system, which can realize the signal level simulation of the motor, the dynamic power level simulation of the motor load, and the simulation and control of the motor fault state, so as to meet the needs of motor control and drive. The test coverage requirements of the circuit provide a basis for the design of the motor and mechanism.

[0034] In order to solve the problem of verifying the functional performance of the motor control drive circuit, the simulation system involved in the present invention adopts an embedded design to simulate the power level of the motor and its load. It is mainly composed of a real-time control calculation module, an electronic load module and an input and output circuit. The real-time control and calculation part adopts the architecture of DSP+FPGA, which is responsible for the real-time calculation of the motor and load model; the electronic load is mainly composed ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an embedded motor and load power level simulation system which comprises a real-time resolving part and an electronic load part, wherein the real-time resolving part comprises a field programmable gate array (FPGA) and a digital signal processor (DSP), and the electronic load part comprises a controllable current source and a voltage sampling resistor. The voltage sampling resistor samples the pulse width modulation (PWM) voltage output by a driving controller of a component under test, sends the voltage to the FPGA through an analog to digital converter (ADC) to conduct current resolving, sends all the current values of the motor to the DSP, and the current values are sent to the controllable current source to produce three-phase winding forward and reverse currents and the three-phase winding forward and reverse currents are output to the driving controller of the component under test to conduct the load power simulation. The DSP completes the calculation of motor rotor position and counter electromotive force according to the input data, sends back the results to the FPGA, and sends preset parameter winding resistance and winding inductance to the FPGA. The FPGA obtains HALL signals and rotary transformer signals through calculation, and inputs the HALL signals and the rotary transformer signals to the driving controller of the component under test to simulate the motor signals.

Description

technical field [0001] The invention relates to an embedded motor and load power level simulation system, belonging to the technical field of power level simulation closed-loop testing of motor control drivers. Background technique [0002] With the rapid development of aerospace technology, planetary exploration is becoming a research hotspot. my country's lunar exploration project has developed a lunar surface patrol device to complete the lunar surface inspection and detection mission. The patroller controls and drives the moving mechanism through the control drive components. In order to ensure the reliable operation of the control drive components in orbit, it is necessary to fully test all aspects of its functional performance, especially when the load and parameters change, the response characteristics of the control drive components And the ability to judge and deal with faults. Due to the large differences between the lunar surface gravity and temperature environm...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G05B17/02
Inventor 张志杨洁张晋王磊余志鸿李志平陈建新何健
Owner BEIJING INST OF CONTROL ENG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products