Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for manufacturing semiconductor integrated circuit

A manufacturing method and integrated circuit technology, applied in semiconductor/solid-state device manufacturing, circuits, electrical components, etc., can solve problems such as incomplete etching, and achieve the effect of improving reliability and reducing the possibility of disconnection

Active Publication Date: 2012-12-12
UNITED MICROELECTRONICS CORP
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Therefore, the present invention hereby provides a method for manufacturing a semiconductor integrated circuit to solve the problems of incomplete etching caused by particles adhering to the metal hard mask.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for manufacturing semiconductor integrated circuit
  • Method for manufacturing semiconductor integrated circuit
  • Method for manufacturing semiconductor integrated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] see Figure 1 to Figure 6 , Figure 1 to Figure 6 It is a schematic diagram of a preferred embodiment of the manufacturing method of the semiconductor integrated circuit provided by the present invention. Such as figure 1 As shown, this preferred embodiment first provides a substrate 100, such as a silicon substrate, a silicon-containing substrate, or a silicon-on-insulator (SOI) substrate, etc., and the substrate 100 includes a conductive layer 102 and a layer covering the conductive layer 102. Ground floor 104. In the preferred embodiment, the conductive layer 102 includes a metal material, and the bottom layer 104 includes nitrogen-doped silicon carbide. In addition, the substrate 100 further includes a dielectric layer 106, and as figure 1 As shown, a dielectric layer 106 covers the bottom layer 104 . The dielectric layer 106 may include low dielectric constant (dielectric constant, k) material (dielectric constant value less than 3.9), ultra low dielectric con...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for manufacturing a semiconductor integrated circuit. The method comprises the steps of firstly, providing a substrate, and forming at least one metal hard mask on the substrate; and conducting a patterning step on metal hard masks, patterning metal hard masks to form patterned metal hard masks, and then conducting water plasma treatment on patterned metal hard masks.

Description

technical field [0001] The invention relates to a method for manufacturing a semiconductor integrated circuit, in particular to a method for manufacturing a semiconductor integrated circuit using a metal hard mask. Background technique [0002] In the current semiconductor industry, damascene technology has been the main technology for multi-level interconnects in semiconductor integrated circuits. The damascene technology can be briefly described as firstly etching a circuit pattern in a dielectric material layer, and then filling the circuit pattern with a conductive material such as copper, and then planarizing it, and then completing the fabrication of the metal interconnection. According to the way of etching patterns in the dielectric material layer, damascene technology can be subdivided into trench-first (trench-first) process, via-first (via-first), partial-via-first (partial-via) process -first) process, and self-aligned (self-aligned) process. [0003] In the kn...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/768
Inventor 陈俊隆
Owner UNITED MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com