Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Failure message integrated device based on FPGA and ARM hardware platform

A fault information and fault technology, applied in the direction of fault location, etc., can solve the problems of no technical solutions, public reports, etc., and achieve the effect of small size, convenient use, and strong practicability

Active Publication Date: 2014-04-30
ANHUI NANRUI JIYUAN POWER GRID TECH CO LTD +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This sampling rate is difficult to meet the requirements for the general microprocessor to directly control the AD conversion module, so it needs to be realized by using a high-speed acquisition circuit based on FPGA. However, there is no public report of the relevant technical solution so far.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Failure message integrated device based on FPGA and ARM hardware platform
  • Failure message integrated device based on FPGA and ARM hardware platform
  • Failure message integrated device based on FPGA and ARM hardware platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] see figure 1 , including PT / CT board, ARM board, network switch board, serial port board, GPS board in the present embodiment, and the high-speed acquisition board that is made up of A / D sampling chip and FPGA. In order to match the pre-op amplifier, PT and CT require a maximum output of ±10V. The A / D chip selects ADS8556, which samples three voltages and three currents, and the sampling rate is 800K. The ADS8556 chip comes with a sample and hold circuit, uses external reference voltage, external clock, low power consumption, low noise, and three-state output.

[0026] see figure 2 , under the control of FPGA, the AD sampling chip in the high-speed acquisition board collects the secondary side voltage and current signals from the PT / CT board, and obtains sampling data at a frequency of 800KHz. The 800KHz sampling data, on the one hand, is cyclically stored in the designated memory space in DDR2 through the DDR2 controller, as the recording data of the traveling wave ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a failure message integrated device based on FPGA and ARM hardware platform, which comprises a PT / CT board, an ARM board, a network switch board, a serial port board, a GPS board and a high speed acquisition board composed of an A / D sampling chip and an FPGA; the FPGA has a DDR2 controller, an DMA controller, an FIFO memory and an FIR low-pass filter; and the FPGA is also provided with a starting algorithm module and a fault recorder module. The device organically combines the functions of the fault recorder, a travelling wave distance measuring device and a failure message management sub-station by using parallel processing capability of the high speed AD chip and the FPGA, for realizing accurate localization of fault points when a power transmission line in an electric power system has a fault, and obtaining a complete fault report, thereby complying with intelligentization and miniaturization needs of secondary device of power grid.

Description

technical field [0001] The present invention relates to a fault information synthesis device based on FPGA and ARM hardware platform, especially a fault information collection of secondary side protection device in the power system, which realizes precise fault location by analyzing high-frequency transient signals, and can list A facility for detailed fault reporting. Background technique [0002] With the improvement of substation automation, information from secondary equipment in substations has increasingly become an important basis for accident analysis and system recovery. In order to collect this information, each substation has put into operation a large number of information collection devices and fault location devices, such as fault information management substations, traveling wave ranging devices, fault recorders, etc. These devices can reflect the information when the power grid fails, but their functions are relatively single, and some aspects are even repea...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G01R31/08
Inventor 谢红福王皓张可王晓张令意张骥吴旻
Owner ANHUI NANRUI JIYUAN POWER GRID TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products