Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

ASIC (application-specific integrated circuit) chip applicable to low-voltage power line carrier communication

A low-voltage power line and carrier communication technology, which is applied in the distribution line transmission system and other directions, can solve the problems of demodulation, inability to carry out different carrier communication frequency points, and poor consistency of peripheral filter circuits, so as to reduce complexity and cost and increase modulation Digital signal filter output function, the effect of simplifying board-level design

Active Publication Date: 2012-02-15
QINGDAO TOPSCOMM COMM
View PDF3 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The technical problem to be solved by the present invention is to provide an ASIC chip suitable for low-voltage power line carrier communication, so as to solve the poor consistency of peripheral filter circuits required by demodulation chips in the field of low-voltage power line carrier communication, and the inability to perform different carrier communication frequency point demodulation problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • ASIC (application-specific integrated circuit) chip applicable to low-voltage power line carrier communication
  • ASIC (application-specific integrated circuit) chip applicable to low-voltage power line carrier communication
  • ASIC (application-specific integrated circuit) chip applicable to low-voltage power line carrier communication

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] In order to make the purpose, technical solutions and advantages of the present invention clearer, the technical solutions in the embodiments of the present invention will be further clearly and completely described below in conjunction with the accompanying drawings of the embodiments of the present invention. Obviously, the described embodiments are the embodiment of the present invention. One, but not all, embodiments. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

[0015] figure 1 It is an internal structure diagram of an embodiment of an ASIC chip suitable for low-voltage power line carrier communication of the present invention. The chip completes the three functions of input demodulation, output filtering, and signal strength detection in low-voltage power line carrier communication, and the power consump...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an ASIC (application-specific integrated circuit) chip applicable to low-voltage power line carrier communication. The ASIC chip comprises a power management module, an input / output state selection module, a frequency selection module, a three-way switching module, a linear amplification module, a filter module, a demodulation module, a frequency stabilization module, a power amplification module and a signal intensity detection module. The chip receives an FSK (frequency shift keying) spread spectrum modulation carrier signal transmitted by a peripheral circuit, and after the FSK spread spectrum modulation carrier signal is subjected to demodulation processing, the equivalent intensity values of a demodulation code element signal and an input signal are output to a MCU (master control unit); the chip receives an FSK spread spectrum modulation digital signal transmitted by the MCU, and after the FSK spread spectrum modulation digital signal is subjected to filtering processing, an FSK spread spectrum modulation analog signal is output to the peripheral circuit; and power supply of the chip can be controlled by the MCU. By using the ASIC chip disclosed by the invention, the board-level design of a system is reduced, the complexity and cost of system design are reduced, and the performance of low-voltage power line carrier communication can be effectively improved, thereby enhancing the application prospect of the low-voltage power line carrier communication technology.

Description

technical field [0001] The present invention relates to the field of low-voltage power line carrier communication, specifically refers to an application-specific integrated circuit chip suitable for low-voltage power line carrier communication, especially relates to a low-voltage power line carrier communication method suitable for industrial frequency synchronous zero-crossing time-sharing transmission. Integrated circuit chip. Background technique [0002] A large number of field data prove that it is completely feasible to use carrier signals to communicate on low-voltage power lines, but the demodulation circuit built with peripheral devices cannot meet the demodulation performance required by low-voltage power line carrier communication under high noise. Adjusting the chip for carrier communication will achieve better communication effects. [0003] The current demodulation chip needs to build a peripheral filter circuit to complete the function of filtering out noise ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04B3/54
Inventor 不公告发明人
Owner QINGDAO TOPSCOMM COMM
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products