Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Self-aligning shallow groove isolation structure, memory unit and method for forming the same

A technology of memory cells and isolation structures, applied in electrical components, electrical solid-state devices, semiconductor devices, etc., can solve problems such as leakage current and affecting device reliability

Active Publication Date: 2008-12-24
SEMICON MFG INT (SHANGHAI) CORP
View PDF1 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Since the formation of the trench and the formation of the gate dielectric layer will generate stress in the semiconductor substrate, the stress will be concentrated at the sharp corner 114 where the self-aligned shallow trench isolation structure 112 contacts the gate dielectric layer 102, resulting in leakage current , thus affecting the reliability of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Self-aligning shallow groove isolation structure, memory unit and method for forming the same
  • Self-aligning shallow groove isolation structure, memory unit and method for forming the same
  • Self-aligning shallow groove isolation structure, memory unit and method for forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The essence of the present invention is to provide a method for forming a self-aligned shallow trench isolation structure. In the present invention, an oxidation step is added to the process of adopting a self-aligned shallow trench isolation structure, at the junction of the active region and the isolation region, A field oxide layer is formed by oxidation at the junction of the gate dielectric layer and the semiconductor substrate, which prevents the formation of sharp corners at the contact between the self-aligned shallow trench isolation structure and the gate dielectric layer, thereby preventing leakage current caused by the existence of the sharp corners. In the embodiment of the present invention, the semiconductor substrate is p-type, and the formed MOS transistor is an n-type channel. The semiconductor substrate can also be n-type, and the MOS transistor can also be a p-type channel, which should not be too limited here. protection scope of the present inventio...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a method for forming a self-aligning shallow groove isolation structure, which comprises the following steps: a side wall is added into a self-aligning shallow groove isolation structure technology for oxidation so as to form a filed oxide layer; then, grooves are formed at an isolation area and are filled by a liner oxide layer and a third insulated layer. By adding the side wall into the self-aligning shallow groove isolation structure technology for oxidation and forming the field oxide layer, a sharp angle formed at the contact place of the self-aligning shallow groove isolation structure and a grid medium layer is avoided. Correspondingly, the invention provides a self-aligning shallow groove isolation structure. The invention also provides a memory unit and a formation method thereof for preventing the forming of a sharp angle at the contact place between the self-aligning shallow groove isolation structure of the areas of the memory unit and peripheral circuits, and the grid medium layer.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a self-aligned shallow trench isolation structure, a memory unit and a forming method thereof. Background technique [0002] With the advancement of the semiconductor industry, integrated circuits are developing towards smaller sizes and faster computing speeds. When the size of integrated circuits is becoming smaller and smaller, how to effectively isolate components is the key to the development of integrated circuits. The purpose of the device isolation structure is to isolate the adjacent device region and prevent carriers from penetrating into the adjacent device from the substrate. [0003] Among various device isolation technologies, the local oxidation of silicon method (LOCOS) and the shallow trench isolation region process are the two most commonly used technologies, especially the latter, because of its small isolation area and the advantages of maintaining sub...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/822H01L21/762H01L21/8247H01L27/04H01L27/115H10B69/00
Inventor 黄声河詹奕鹏刘晶
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products