Reed-Solomon decoder with low hardware spending
A hardware overhead and decoder technology, applied in the field of Reed-Solomon decoders, can solve complex problems and achieve the effects of reducing chip area and power consumption, reducing hardware overhead, and optimizing hardware implementation complexity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0042] like figure 2 As shown, it is a structural block diagram of the Reed-Solomon decoder in the T-DMB receiving system of the present invention, including "syndrome polynomial / money search / error estimate calculation multifunctional module", "error position polynomial / error estimate Polynomial Calculation Multifunctional Module", Forney Algorithm Module and Error Correction Module. Among them, the "syndrome polynomial / Qian search / miscalculation multifunctional module" can realize syndrome calculation, chien search and miscalculation in time division under the control of the timing control module in the T-DMB receiving system. Function. The "error position polynomial / error estimated value polynomial calculation multifunctional module" can realize the iterative algorithm for solving the error position polynomial by using the improved non-inverse Berlekamp-Massey algorithm, and the modified algorithm does not need to call the inversion every iteration Computing has been grea...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com