Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multiply adding up device

A technology of multiply-accumulate and add units, which is applied in the field of multiply-accumulate devices, can solve problems such as being difficult to keep up with the operating frequency of DSP, and achieve the effects of satisfying the limitation of bit width, reducing time delay, and reasonable structure arrangement

Inactive Publication Date: 2007-12-05
ZHEJIANG UNIV
View PDF0 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Because modern digital signal processing applications require higher and higher operating frequencies of digital signal processors (DSP), and the circuit delay of MAC is limited by specific physical properties and functional complexity, even with the continuous improvement of semiconductor technology It is difficult to keep up with the requirements of the DSP operating frequency, so it is an effective method to divide the MAC circuit into several clock cycles, but at the same time, it also brings about the problem of how to divide the MAC functional structure to match the DSP pipeline

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiply adding up device
  • Multiply adding up device
  • Multiply adding up device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The present invention can be illustrated in detail by the following drawings and descriptions thereof.

[0043] Detailed Description:

[0044] figure 1:

[0045] Multi-bit data A, B H , B L , one bit of data sign_A, sign_B, po_ng, acm_en, shift_en, round_en is the output of the operand decoding unit module 10.

[0046] multi-bit data p * 0 ,p * 4 ,p ** 0 ,p ** 4 , sub_carry * [3:0], sub_carry ** [3:0], one bit data sub_carry * [4], sub_carry ** [4] Generates the output of the cell module 20 for the partial product.

[0047] Multi-bit data sum* 、carry * 、sum ** 、carry ** is the output of the Wallace tree addition unit module 30.

[0048] The multi-bit data mux_product and acm_product are outputs of the accumulation unit module 40 .

[0049] The multi-bit data product is the output of the final result unit module 50

[0050] figure 2:

[0051] For the high half Wallace tree addition logic:

[0052] The specific bit of the partial product of Pxy, whe...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multiplication accumulation device of multiple multiplication accumulating patterns in the modern digital signal processor, which comprises the following parts: operand decoding unit, partial product generating unit, Wallace tree-typed addition unit, accumulation unit and final result unit, wherein the predecoding unit, partial product generating unit, Wallace tree-typed addition unit, accumulation unit and final result unit are connected sequently. The invention modifies the BOOTH coded algorism to affirm the precision of system, which reduces the time delay of entire MAC.

Description

technical field [0001] The invention relates to a multiply-accumulate device for solving multiple multiply-accumulate modes in modern digital signal processors. Background technique [0002] Multiply-accumulate (MAC) is one of the most common operations in digital signal processing, and there are many modes of multiply-accumulate operations. According to whether the multiplier and the multiplicand are signed numbers, it can be divided into signed number multiply-accumulate and unsigned number multiply-accumulate and mixed signs (one multiplier is a signed number, the other is an unsigned number) multiplication and accumulation, in addition, in some occasions, it is necessary to consider rounding the results of the multiplication and accumulation operation to maintain the accuracy of the calculation, so this brings Here comes how to design a MAC device to meet the requirements of every possible situation. [0003] Because modern digital signal processing applications require...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F7/533
Inventor 刘鹏范佑夏冰洁姚庆栋
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com