Non-volatile memory with float gate wall and its preparing process

Abstract

A method for preparing a non-volatile memory with float grid and spacing wall includes such steps as generating the first material layer for providing part of float grid, generating L1 layer with exposed side wall, and generating a spacing wall on said side wall for providing the another part of float grid. Said non-volatile memoryc contains a float grid, an insulating layer surrounding the sides of float grid, and a control grid on the float grid.

Description

(1) Technical field [0001] The invention relates to a semiconductor technology, in particular to a non-volatile semiconductor memory. (2) Background technology [0002] figure 1 It is a cross-sectional view of a traditional non-volatile semiconductor memory. The field oxide region 134 is used to isolate the active area 120 and other active areas in the silicon substrate 130, and a gate is formed on the active area 120. oxide layer (gate oxide) 140, and then deposit a polysilicon layer 150 on the gate oxide layer 140, after patterning, a floating gate (floating gate) will be formed on each active region 120, and then in An insulating layer 160 is formed on the floating gate (such as an ONO layer, which is composed of a silicon dioxide layer, a silicon nitride layer and another silicon dioxide layer), and then a polysilicon layer 170 is deposited. Turn it into a control gate (control gate), please refer to the paper "A 0.67um2Self-Aligned Shallow Trench Isolation Cell (SA -...

AI Technical Summary

Problems solved by technology

[0003] The field oxide layer 134 is formed by known LOCOS fabrication, and the field oxide region 134 and the active region 120 are formed using a different photomask from the later-formed floating gate 150 because of the misalignment of the photomask Therefore, the floating gate 150 is partially overlapped with the field oxide region 134. Although the overlapping portion ("wings") 150W of the floating gate 150 increases the size of the memory, it improves the performance of the floating gate 150 and the Capacitive coupling between control gates 170

Images