Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Inter-core communication method and device based on virtual data bus

A technology of inter-core communication and virtual data, which is applied in the field of inter-core communication of multi-core processors, can solve the problems of rapid inter-core deployment and inter-core communication of power secondary equipment at the same time, the inability of programs to flexibly respond to business changes, and application program design Increased difficulty and other issues to achieve the effect of avoiding tedious and repetitive inter-core communication development work, improving inter-core communication efficiency, and improving technology reusability

Pending Publication Date: 2021-03-09
BEIJING SIFANG JIBAO ENG TECH +1
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Based on the above reasons, the overall design of the application program is more difficult. Since there is no unified multi-core communication framework, the program will not be able to flexibly respond to business changes.
In addition, when the business data changes, the data of inter-core communication will also change, which also makes the communication program non-portable
At present, applications in multi-core processors running in AMP mode realize multi-core communication based on shared memory and inter-core interrupts. However, this method can only meet the basic communication requirements of multi-core communication, and cannot simultaneously realize power secondary Requirements for rapid inter-core deployment of devices and flexible configuration of inter-core communication

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Inter-core communication method and device based on virtual data bus
  • Inter-core communication method and device based on virtual data bus
  • Inter-core communication method and device based on virtual data bus

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The application will be further described below in conjunction with the accompanying drawings. The following examples are only used to illustrate the technical solutions of the present invention more clearly, but not to limit the protection scope of the present application.

[0024] figure 1 It is a schematic flow chart of a virtual data bus-based inter-core communication method and device of the present invention. Such as figure 1 As shown, the first aspect of the present invention relates to an inter-core communication method based on a virtual data bus, including steps 1 to 3.

[0025] Step 1, based on the multi-core processor, define the data topology information of inter-core communication, and generate a multi-core resource configuration file according to the data topology information.

[0026] In an embodiment of the present invention, electric secondary equipment can be used, and multi-core processors can be used to run in AMP mode, and different application ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an inter-core communication method based on a virtual data bus, which is characterized by comprising the following steps of: 1, defining data topology information of inter-core communication based on a multi-core processor, and generating a multi-core resource configuration file according to the data topology information; 2, guiding a main core to analyze the multi-core resource configuration file, and creating a data exchange pipeline in an inter-core shared space of the main core and a plurality of slave cores based on the analysis; and 3, indicating a virtual data bus controller to realize communication interaction of the inter-core communication data based on the data exchange pipeline and the service data type of the inter-core communication. Based on the method provided by the invention, the service data of the inter-core communication can be divided according to types, and the routing table of the inter-core communication is constructed through unified modeling, so that the communication interaction is realized.

Description

technical field [0001] The present invention relates to inter-core communication of multi-core processors, and more specifically, to an inter-core communication method and device based on a virtual data bus. Background technique [0002] At present, with the continuous improvement of CPU performance requirements for various businesses, single-core processors can no longer meet business needs because the high-speed operation of the single-core chip will cause a lot of heat generation and performance degradation. Therefore, multi-core processors are increasingly used in various industries. In the electric power industry, due to the stricter requirements for real-time communication and security during the operation of the power grid, multi-core processors in the electric power industry usually operate in AMP (Asymmetric Multi-processing, asymmetric multi-processing) mode. Moreover, different application programs can run independently among multiple cores, and different applica...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/173G06F15/177G06F9/445
CPCG06F9/4451G06F15/173G06F15/177
Inventor 严岩肖远清袁海涛胡炯肖正强房同忠郭春林石伟
Owner BEIJING SIFANG JIBAO ENG TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products