Message expansion circuit in low-power-consumption SHA256 algorithm

An extended circuit and low power consumption technology, applied in logic circuits with logic functions, electrical components, encryption devices with shift registers/memory, etc., to achieve the effects of saving power consumption, saving energy costs, and extending battery life

Pending Publication Date: 2019-11-08
WUHAN XINCHANG TECH CO LTD
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] Among them, W0-W15 already exists when the message M is written, then the first round of calculation W16, the second round of calculation W17, and so on, in the 48th round, W63 has been calculated, and in the 49th round In the 64 rounds, the formula ② no longer needs to be calculated, but the input of the operational logic circuit required to realize the formula ② will still be reversed
Unnecessary dynamic power consumption is generated
16 of the 64 rounds are invalid, resulting in nearly 33.3% more dynamic power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Message expansion circuit in low-power-consumption SHA256 algorithm
  • Message expansion circuit in low-power-consumption SHA256 algorithm
  • Message expansion circuit in low-power-consumption SHA256 algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to clearly illustrate the technical features of the solution, the solution will be described below through specific implementation modes.

[0025] see Figure 1 to Figure 4 , the present invention is: a message extension circuit in a low-power SHA256 algorithm, wherein the message extension circuit includes a group of 512bit message and shift multiplexing register M, four groups of tri-state gates Gate1, Gate2, Gate3 and Gate4 consists of a set of arithmetic logic circuits and a set of 6-bit comparators P1.

[0026] Specifically, the specific content of the group of 512-bit message and shift multiplexing register M is: when a new message needs to be input, the value of M comes from the message input M_in; in the 64 rounds of operations of the SHA256 algorithm, each round of operations The message register M moves 32 bits to the right, the highest 32 bits, namely M[511:480] are from the output of the operation logic, and the lowest 32 bits, namely M[31:0] are t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a message expansion circuit in a low-power-consumption SHA256 algorithm, and belongs to the technical field of digital integrated circuits. The problem that a message expansioncircuit in an SHA256 circuit is too high in power consumption is solved. The technical scheme is as follows: the circuit comprises a message expansion circuit in a low-power-consumption SHA256 algorithm. The message expansion circuit comprises a group of 512-bit message and shift multiplexing registers M, four groups of three-state gates Gate1, Gate2, Gate3 and Gate4, a group of operational logiccircuits and a group of 6-bit comparators P1. The beneficial effects of the invention are that the comparator and the three-state gate turn-off operation circuit are used for input, thereby saving thepower consumption, and achieving the purpose of saving the power consumption.

Description

technical field [0001] The invention relates to the technical field of digital integrated circuits, in particular to a message extension circuit in a low-power consumption SHA256 algorithm. Background technique [0002] The Secure Hash Algorithm SHA (Secure Hash Algorithm) is a series of cryptographic hash functions designed by the National Security Agency (NSA) and released by the National Institute of Standards and Technology (NIST), including SHA-1, SHA-224, SHA- 256, SHA-384, and SHA-512 variants. It is mainly applicable to the digital signature algorithm (Digital Signature Algorithm DSA) defined in the digital signature standard (DigitalSignature Standard DSS). The characteristic of the SHA algorithm is that the message cannot be recovered from the message digest, and two different messages will not produce the same message digest. [0003] Applications of SHA: file verification, password encryption, workload proof, etc. [0004] SHA256 is one of the more commonly us...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L9/06H03K19/20
CPCH04L9/0643H03K19/20
Inventor 吕锋杨浩李玮
Owner WUHAN XINCHANG TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap