Hybrid gate driving circuit

A gate drive circuit, a hybrid technology, applied in circuits, electrical components, electronic switches, etc., can solve the problems of long follow-up process, uncontrollable drive speed, and inability to meet the needs of controlling the drive speed of the slope at the same time, so as to achieve perfection Transient process, enhance anti-crosstalk ability, optimize the effect of electromagnetic interference EMI

Active Publication Date: 2019-10-25
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF5 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Existing gate driving methods usually use triode or field effect transistor alone to drive. As a flow control device, triode can effectively control the charging and discharging speed of the power tube gate. However, due to the existence of built-in potential of triode, it often leads to The follow-up process is too long and not suitable for high-speed application requirements
The driving of field effect transistors (MOSFETs) can avoid this problem, but its driving speed is often uncontrollable
Therefore, the existing gate driving methods cannot meet the requirements for slope control and driving speed at the same time.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hybrid gate driving circuit
  • Hybrid gate driving circuit
  • Hybrid gate driving circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] Below in conjunction with accompanying drawing and specific embodiment, the present invention will be further elaborated:

[0022] Such as Figure 4 Shown is an overall block diagram of a hybrid gate drive circuit proposed by the present invention, including a first Darlington tube, a second Darlington tube, a first Darlington tube control module, and a second Darlington tube control module. The module, the first PMOS transistor MP and the first NMOS transistor MN, the first Darlington transistor is connected between the power supply voltage VDD and the output terminal of the hybrid gate drive circuit, and is controlled by the first Darlington transistor control module; The second Darlington tube is connected between the output terminal of the hybrid gate drive circuit and the ground, and is controlled by the second Darlington tube control module; the gate of the first PMOS transistor MP is connected to the first control signal PU, and its source Connect to the power s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a hybrid gate driving circuit. The hybrid gate driving circuit is characterized in that a first Darlington tube is connected between a power voltage and an output end of a gate driving circuit and is controlled by a first Darlington tube control module; a second Darlington tube is connected between the output end of the gate driving circuit and the ground and is controlledby a second Darlington tube control module; a gate of a first PMOS tube is connected with a first control signal, a source is connected with the power voltage, and a drain is connected with a drain of a first NMOS tube and the output end of the gate driving circuit; a gate of the first NMOS tube is connected with a second control signal, and a source is grounded. The hybrid gate driving circuit is advantaged in that after a power tube is started, the second Darlington tube and the first NMOS tube are turned off, firstly, a power tube gate is charged to the power voltage by the first Darlington tube to reduce the minimum operating voltage of the Darlington tube, and charging continues to the power voltage by the first PMOS tube; when the power tube is turned off, the first Darlington tubeand the first PMOS tube are turned off, the power tube gate is first discharged by the second Darlington tube to the minimum operating voltage of the Darlington tube, and discharge continues to the ground by the first NMOS tube.

Description

technical field [0001] The invention belongs to the technical field of electronic circuits, and in particular relates to a hybrid gate drive circuit. Background technique [0002] In electronic circuits, the gate drive circuit is an important circuit. The function of the gate drive circuit is to drive the power transistor to turn on and off, and to maintain the on or off state of the power transistor when it is turned on and off in a steady state. The gate drive circuit is widely used in analog circuits. Since the switching speed of the power tube is directly related to the dv / dt experienced by the power during transient switching, in some applications that are sensitive to dv / dt effects (such as AC-DC converters), it is necessary to control the power tube The opening speed to achieve the purpose of reducing the size of dv / dt. [0003] Existing gate driving methods usually use triode or field effect transistor alone to drive. As a flow control device, triode can effectivel...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H02M1/088H02M1/44H03K17/041H03K17/687
CPCH02M1/088H02M1/44H03K17/04106H03K17/687
Inventor 周泽坤刘晓琳钱俊林张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products