AES hardware encryption system implementation method based on quantum reversible circuit

An implementation method and hardware encryption technology, applied in the field of information security, can solve the problems of lack of quantum reversible circuit key expansion module interface module, inability to put into use, lack of practicality, etc.

Active Publication Date: 2019-08-13
NANTONG UNIVERSITY
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The literature [1] of Chen Jiaqing, Guan Zhijin, Cheng Xueyun, etc. is based on the design and hardware implementation of quantum reversible logic encryption algorithm [J]. Journal of PLA University of Science and Technology (Natural Science Edition), 2018, 0(0): 1-3. Main It describes the effectiveness and feasibility of the AES algorithm based on the quantum reversible circuit to realize the 128-bit secret key by introducing the quantum circuit and electronic circuit implementation method of column mixing and round key addition. However, this document only introduces the AES algorithm based on the quantum reversible circuit. The hardware implementation of the encryption and decryption algorithm has not completed the setting of the encryption system, and lacks the quantum reversible circuit key expansion module and the corresponding interface module, which will greatly reduce the encryption effect and complexity of the encryption system, resulting in its lack of practicability and cannot be invested. use

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • AES hardware encryption system implementation method based on quantum reversible circuit
  • AES hardware encryption system implementation method based on quantum reversible circuit
  • AES hardware encryption system implementation method based on quantum reversible circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0116] In order to clearly illustrate the technical features of the solution, the solution will be described below through specific implementation modes.

[0117] see Figure 1 to Figure 13 , the present invention is: a kind of realization method based on the AES hardware encryption system of quantum reversible circuit comprises the following steps:

[0118] The method comprises the steps of:

[0119] Step A: Realize the hardware setting of the quantum reversible circuit encryption and decryption module;

[0120] Step B: Realize the hardware setting of the quantum key expansion module;

[0121] Step C: Setting up the multi-interface selection module by using the electronic circuit.

[0122] As a further optimization scheme of the implementation method of an AES hardware encryption system based on quantum reversible circuits in the present invention, the step A is specifically that the quantum reversible circuit encryption and decryption module is divided into an encryption ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a realization method of an AES hardware encryption system based on a quantum reversible circuit, and belongs to the technical field of information security. According to the technical scheme, the AES hardware encryption system based on the quantum reversible circuit comprises a quantum reversible circuit encryption and decryption module, a quantum secret key expansion moduleand a multi-interface selection module; the realization method comprises the following steps: realizing hardware setting of the quantum reversible line encryption and decryption module, finishing hardware setting of the quantum secret key expansion module, and setting the multi-interface selection module by adopting an electronic circuit. The method has the beneficial effects that the quantum reversible line-based encryption and decryption module and the quantum secret key expansion module are combined according to algorithm rules to construct the quantum reversible line-based encryption system, and the encryption complexity is (2n-1) times that of a traditional method; in addition, the multi-interface selection module can be connected with devices with various interfaces, and encryptionand decryption operation on various forms of information is completed.

Description

technical field [0001] The invention relates to the technical field of information security, in particular to an implementation method of an AES hardware encryption system based on quantum reversible circuits. Background technique [0002] With the advent of the Internet of Things era, the information transmitted on the network can no longer be quantified and measured. The private information of everyone and every thing is connected to the network. Once this information is stolen, it will bring chaos to society. Therefore, countless information needs to be protected safely and effectively, so as to ensure the safety and development of the Internet of Things society. [0003] The AES encryption technology based on the quantum reversible circuit applies the reversible and high complexity characteristics of the quantum reversible circuit to the field of encryption technology, and increases the encryption complexity and anti-attack ability under the premise of increasing the enc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04L9/06H04L9/08
CPCH04L9/0631H04L9/0852
Inventor 李跃华汪诚诚管致锦陈加庆孙佳浩
Owner NANTONG UNIVERSITY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products