Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

SXM2GPU-simulated test alarm device

A simulation device and alarm device technology, which is applied in the field of GPU testing, can solve problems such as unfavorable conditions, damage to boards such as motherboards and GPUs, reduce costs, etc., and achieve the effect of in-position signal optimization and improved anti-interference ability

Inactive Publication Date: 2019-05-14
INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] During the reliability test, the vibration, impact, and drop tests without starting up are all tests of the whole machine, and the test status of the internal boards of the server cannot be directly observed. Irreversible damage to cards such as GPU and GPU, which is not conducive to reducing costs and improving test efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SXM2GPU-simulated test alarm device
  • SXM2GPU-simulated test alarm device
  • SXM2GPU-simulated test alarm device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] Such as figure 1 As shown, a test alarm device for simulating SXM2GPU includes: a simulation device 10 and a test board 11, the simulation device 10 is placed in the card slot of the SXM2GPU, and the test board 11 communicates with the first connector group and the second connector group. The simulation device 10 is connected, wherein the first connector group includes a first connector 101 and a second connector 111, the second connector group includes a third connector 102 and a fourth connector 112, and the simulation device 10 includes a first a connector 101 and a third connector 102;

[0028] The test board 11 includes: a second connector 111, a fourth connector 112, an OR gate logic circuit 113 and a sound alarm circuit 114, the test board is connected with the simulation device 10 through the second connector 111 and the fourth connector 112, One of the first in-position signal sending ends of the second connector 111 is connected to the first input end of the ...

Embodiment 2

[0033] Such as figure 2 As shown, the difference from Embodiment 1 of the technical solution of the present invention is that the test board 11 further includes an indicator light circuit 115 , and the input end of the indicator light circuit 115 is connected to the output end of the OR gate logic circuit 113 . Indicator lamp circuit 115 comprises microprocessor 1151, light-emitting diode LED1, light-emitting diode LED2, light-emitting diode LED3, resistance R3, resistance R4, resistance R5, the power supply terminal VCC of microprocessor 1151 is connected with one end of switch SW1, the other end of switch SW1 One end is connected to the positive pole of the battery BAT, and the negative pole of the battery BAT is grounded; the ground terminal of the microprocessor 1151 is grounded; the general input / output interface GPIO1 of the microprocessor 1151 is connected to the output end of the OR gate logic circuit 113; The input / output interface GPIO2 is connected to the cathode o...

Embodiment 3

[0036] Such as image 3 As shown, different from Embodiment 1 or Embodiment 2 of the technical solution of the present invention, the test board 11 also includes a Schmitt trigger circuit 116, and the input end of the Schmitt trigger circuit 116 is connected to the output end of the OR gate logic circuit 113 , the output end of the Schmitt trigger circuit 116 is connected to the input end of the sound alarm circuit 114 or the indicator light circuit 115 .

[0037] The Schmitt trigger circuit 116 includes a Schmitt trigger 1161 and a capacitor C1. The input terminal of the Schmitt trigger 1161 is connected to the output terminal of the OR gate logic circuit 113; the power supply terminal VCC of the Schmitt trigger 1161 is connected to the capacitor C1 all the way. The other end is connected to one end of the switch SW1, the other end of the switch SW1 is connected to the positive pole of the battery BAT, and the negative pole of the battery BAT is grounded; the ground terminal ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention innovatively provides an SXM2GPU-simulated test alarm device. A simulation device and a to-be-tested board card are connected via two sets of connectors, in-place signals of the two setsof connectors are introduced, when the connector at any end is not in place, a sound circuit gives an alarm, so that not only irreversible damage to the board card such as the GPU can be avoided, butalso the GPU simulation test can be realized, the testing effect is better, the testing efficiency and precision are improved, and the testing cost is reduced. In addition, according to the technicalscheme in the invention, an indicator lamp circuit and a Schmidt trigger circuit are further introduced, so that not only the test personnel can monitor the test process more visually, thereby facilitating the test personnel to find problems timely and adjust the problems, but also the in-place signals are more optimized, thereby improving the anti-interference capability.

Description

technical field [0001] The invention relates to the field of GPU testing, in particular to a test alarm device for simulating SXM2GPU. Background technique [0002] With the rapid development of AI servers (complex instruction set architecture servers, also known as PC servers), each PCBA (Printed Circuit Board + Assembly) on the server, that is, the empty PCB board is mounted on the surface assembly technology, and then double-in-line The entire process of the packaging technology plug-in) carries more and more components and components, which may cause the board to bear excessive strain and cause failure problems such as tin cracking or breaking of the board. In order to scientifically detect the stress value of the board during assembly and transportation, it is necessary to design a set of monitoring methods for the dynamic strain force of the internal board of the server. [0003] During the reliability test, the vibration, impact, and drop tests without starting up ar...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28
CPCG01R31/28
Inventor 郑明张莉
Owner INSPUR SUZHOU INTELLIGENT TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com