Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A digital circuit design method of heterogeneous dual-magnetron memristor model based on DSP Builder is presented

A technology of circuit design and memristor, which is applied in the field of memristor circuit design and simulation, can solve problems such as limiting the application of analog chaotic circuits

Active Publication Date: 2019-02-19
JIANGXI UNIV OF SCI & TECH
View PDF15 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Using discrete components to design analog memristive chaotic circuits, the influence of temperature, operating voltage and its own parameters cannot be ignored, which virtually limits the practical application of analog chaotic circuits

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A digital circuit design method of heterogeneous dual-magnetron memristor model based on DSP Builder is presented
  • A digital circuit design method of heterogeneous dual-magnetron memristor model based on DSP Builder is presented
  • A digital circuit design method of heterogeneous dual-magnetron memristor model based on DSP Builder is presented

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0057] Embodiment 1: Circuit design of heterogeneous magnetron memristor 1 .

[0058] For the magnetron memristor 1 constructed in step 1, the schematic diagram of its equivalent analog circuit is as follows Figure 6 As shown, it consists of 3 operational amplifiers, 2 multipliers, 1 capacitor and 5 resistors. The first stage operational amplifier U a circuit is used to avoid loading effects. The second stage with resistor R b and capacitance C a connected op amp U b The circuit is an integrator that implements the relationship that

[0059]

[0060] Level 3 with R c , R d and R e connected op amp U c circuit is a current inversion circuit, when R d = R e The following relationship can be realized when

[0061]

[0062] where g 1 , g 2 for multiplier A 1 ,A 2 scale factor.

[0063] Simultaneous equations (11) and (12), the equivalent memorization expression can be obtained as

[0064]

[0065] The parameter values ​​of each component in the circuit ...

Embodiment 2

[0067] Embodiment 2: Circuit design of heterogeneous magnetron memristor 2

[0068] For the magnetron memristor 2 constructed in step 2, the schematic diagram of its equivalent analog circuit is as follows Figure 7 As shown, it consists of 4 operational amplifiers, 2 multipliers, 1 capacitor and 7 resistors. The first stage operational amplifier U d circuit is used to avoid loading effects. The second stage with resistor R g and capacitance C b connected op amp U e The circuit is an integrator. An inverting proportional amplifier is connected between the second stage and the third stage to realize output polarity inversion. Level 3 with R j , R k and R l connected op amp U g The circuit is a current inversion circuit.

[0069] The parameter values ​​of each component in the circuit are respectively set as:

[0070] R f =750kΩ, R g = 632kΩ, R h = R i = 10kΩ, R j =83.3kΩ, R k =R l = 2 kΩ.

[0071] The analog multiplier adopts the model AD633JN device, the op...

Embodiment 3

[0072] Example 3: Numerical analysis of heterogeneous magnetron memristor chaotic system.

[0073] Select circuit parameters for equation (8) so that α=9, β=9, γ=5, R=0.1, ie c 1 =0.11,c 2 =0.11, L=0.2 and a=-1.2, b=3, c=0.9, d=2.7, then equation (8) becomes

[0074]

[0075] For the initial conditions of (0.001,0.01,0,0,0), the system (14) generates a double-scroll chaotic attractor, and its two-dimensional trajectory waveform on the phase plane is as follows Figure 4 shown.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A digital circuit design method of heterogeneous dual-magnetron memristor model based on DSP Builder is presented. Firstly, two heterogeneous magnetron memristor models with smooth cubic nonlinearityare constructed. Then a fifth-order heterogeneous magnetron memristor circuit model is constructed by combining two memristor models. Finally, the fifth-order heterogeneous magnetron memristor circuitmodel is digitally realized by DSP Builder platform. The invention overcomes the shortcomings of difficult parameter configuration and unstable performance of the designed chaotic analog circuit, andthe digital fine degree can reach the precision of 12 digits after the decimal point. The invention also has the advantages of easy modification of the parameters, easy design of the dynamics systemand stable performance, and provides a new idea for the digital design of the non-linear dynamics system.

Description

technical field [0001] The invention belongs to the technical field of digital circuits and relates to the design and simulation of memristor circuits. Background technique [0002] Memristor is the basic component of circuit that describes the relationship between charge and magnetic flux. According to the completeness principle of the combination of basic variables of the circuit, in 1971, Professor Cai Shaotang of the University of California, Berkeley predicted the existence of memristive elements theoretically, and further elaborated on the basic characteristics, synthesis principles and applications of memristors in subsequent papers. In 2008, Strukov et al. from Hewlett-Packard (HP) laboratory in the United States reported the realization of memristor for the first time in "Nature", and the research results shocked the international electrotechnical and electronic technology world. Immediately afterwards, two scholars, Pershin and Di Ventra from the University of Cal...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/367Y02D10/00
Inventor 张小红陈皓琦
Owner JIANGXI UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com