A shift-based instruction extraction and buffering method and superscalar microprocessor

Abstract

The invention discloses an instruction extracting and buffering method based on shift and a superscalar microprocessor, A method for extracting and buffering includes steps: a valid word mask is constructed for an instruction word, a right-aligned shift is carried out on the instruction line according to the instruction word offset, the shifted instruction line is split according to the word widthaccording to the effective word mask and the effective word is extracted, the effective word is sorted into a buffer block sequence, and the buffer block sequence is written into the buffer queue bythe buffer entry write enable control buffer block sequence; a superscalar microprocessor include instruction fetch and buffer logic component programmed to perform that aforementioned instruction fetch and buffer methods. The invention is simpler and easier to realize than the traditional logic through the design of instruction line shift, instruction word sorting and writing buffer queue by buffer block sequence, which can ensure the high efficiency of instruction fetching, also makes the fetching logic and buffer logic simpler, and reduces the hardware overhead.

Description

technical field [0001] The invention relates to the field of microprocessors, in particular to a shift-based instruction extraction and buffering method and a superscalar microprocessor. Background technique [0002] A superscalar microprocessor can send multiple instructions to each execution unit per cycle to increase the total processing capacity of the processor. This requires the instruction fetch unit and decoding unit at the front end of the microprocessor pipeline to efficiently provide instruction streams to execution unit. Therefore, the instruction fetch unit of the microprocessor must have a corresponding logic circuit to process the instruction byte stream entering the pipeline, determine the start boundary of the instruction word and extract the effective instruction word, so that it can enter the decoding unit or instruction word as soon as possible. buffer queue. [0003] In processor design, the traditional technology is to extract and buffer effective ins...

AI Technical Summary

Problems solved by technology

The difficulty is that the number of effective instructions is not fixed, and cannot be processe

Images