Chip hot layout method
A chip and layout technology, applied in special data processing applications, instruments, electrical digital data processing, etc., can solve problems such as long optimization process, long time, and irregular coding, so as to improve performance and reliability, and reduce hot spot temperature , the effect of reducing the temperature difference
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0054] The specific implementation manners of the present invention will be described in detail below in conjunction with the accompanying drawings.
[0055] A chip thermal layout method based on the combination of particle swarm optimization and junction temperature, such as figure 1 shown, including:
[0056] Step 1. Determine the number of chips to be laid out, the size of the chips, and the size of the substrate;
[0057] Step 2. Use each chip as a particle, and all chips on the substrate form a particle swarm, use the junction temperature of the chip as a fitness function, and use the particle swarm optimization algorithm to find the optimal chip coordinates;
[0058] The particle swarm optimization algorithm is simpler than the rules of the genetic algorithm. It does not have the crossover, mutation and reversal operations of the genetic algorithm, but determines the search direction and step size according to its own speed, and has memory capabilities. The model is sim...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com