Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA-based clustering algorithm acceleration system and design method thereof

A technology for accelerating systems and clustering algorithms, applied in program control design, computing, instruments, etc., can solve problems such as slow access to off-chip memory, achieve extensive clustering problems, reduce the number of times, and achieve good performance

Active Publication Date: 2017-02-08
SUZHOU INST FOR ADVANCED STUDY USTC
View PDF5 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Current hardware acceleration solutions rarely consider the impact of off-chip memory access on the acceleration effect. In reality, off-chip memory access is inevitable and the speed of off-chip memory access is very slow, making bandwidth an important factor restricting algorithm acceleration.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA-based clustering algorithm acceleration system and design method thereof
  • FPGA-based clustering algorithm acceleration system and design method thereof
  • FPGA-based clustering algorithm acceleration system and design method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0054] The clustering algorithm accelerated by the acceleration platform in the embodiment of the present invention is Kmeans, PAM, SLINK, DBSCAN algorithm, and each kind of algorithm supports the standard of two kinds of similarity measures of Manhattan and Euclidean; The acceleration platform refers to Field Programmable Gate Array (Field Programmable Gate Arrays, referred to as "FPGA") and a general purpose processor (General Purpose Processor, referred to as "GPP") computer system, where the general purpose processor includes a central processing unit (Central Processing Unit, referred to as "CPU"), network Processor (Network Processor, referred to as "NP") and the like.

[0055] figure 1 It is a design flowchart of the acceleration system platform of the embodiment of the present invention; the design steps included are as follows:

[0056] The software and hardware division tasks of the acceleration system S110, the specific division work is in figure 2 Detailed steps...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA-based clustering algorithm acceleration system and a design method thereof. The method comprises the steps of obtaining a key code of each algorithm through a profiling technology; detailing the key code of each algorithm and extracting same function logic (a common operator); redesigning a code structure by using a blocking technology to increase the utilization rate of data locality and reduce the off-chip access frequency; designing an extended semantic instruction set, realizing function logic parts corresponding to the instruction set, and finishing a key code function through operations of fetching, decoding and execution of instructions; designing an acceleration framework of an accelerator and generating an IP core; and transplanting an operation system to a development board, and finishing cooperative work of software and hardware in the operation system. Various clustering algorithms can be supported and the flexibility and universality of a hardware accelerator can be improved; and the code of each algorithm is reconstructed by adopting the blocking technology to reduce the off-chip access frequency so as to reduce the influence of the off-chip access bandwidth on the acceleration effect of the accelerator.

Description

technical field [0001] The invention relates to an algorithm hardware accelerator, in particular to an FPGA-based clustering algorithm acceleration system with good versatility and high flexibility and a design method thereof. Background technique [0002] Clustering algorithm is a kind of unsupervised machine learning algorithm, which is widely used in various fields, such as: market research, pattern recognition, data mining, image processing, customer segmentation, web document classification, etc. According to the different division methods, commonly used clustering algorithms can be divided into the following categories: division methods, hierarchical methods, density-based methods, grid-based methods, and model-based methods. In different application fields and when dealing with different types of data, different clustering algorithms need to be used for cluster analysis to obtain better clustering results. For example, for spherically distributed data, the K-Means al...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/30G06F9/38
CPCG06F9/30G06F9/3818G06F9/3867
Inventor 周学海王超贾发慧周徐达赵洋洋李曦陈香兰
Owner SUZHOU INST FOR ADVANCED STUDY USTC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products