Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

One-bit full adder based on Fin FET mixed logic

A technology of mixed logic and full adder, which is applied in the direction of logic circuits with logic functions, etc., can solve the problems of large power consumption and power consumption delay product, increase of key jump nodes, increase of circuit power consumption and delay, etc.

Active Publication Date: 2016-09-21
NINGBO UNIV
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the existing one-bit full adder based on CPL logic with the same gate of FinFET has the following problem: the one-bit full adder generates sum signal S and carry signal C by inversion O , it needs to be equipped with a FinFET tube that forms an inverter function, which will inevitably increase the key jump node, resulting in an increase in circuit power consumption and delay, and the power consumption and power consumption delay product are large

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • One-bit full adder based on Fin FET mixed logic
  • One-bit full adder based on Fin FET mixed logic
  • One-bit full adder based on Fin FET mixed logic

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0015] Embodiment one: if image 3 with Figure 4As shown, a one-bit full adder based on FinFET hybrid logic includes a summation output circuit and a carry output circuit. The summation output circuit includes a first FinFET tube M1, a second FinFET tube M2, a third FinFET tube M3, and a first FinFET tube M3. The fourth FinFET tube M4, the fifth FinFET tube M5, the sixth FinFET tube M6, the seventh FinFET tube M7, the eighth FinFET tube M8, the ninth FinFET tube M9, the tenth FinFET tube M10, the eleventh FinFET tube M11, the tenth The second FinFET tube M12, the thirteenth FinFET tube M13 and the fourteenth FinFET tube M14, the first FinFET tube M1, the second FinFET tube M2, the fifth FinFET tube M5, the seventh FinFET tube M7, the ninth FinFET tube M9, the The eleventh FinFET tube M11 and the thirteenth FinFET tube M13 are P-type FinFET tubes, the third FinFET tube M3, the fourth FinFET tube M4, the sixth FinFET tube M6, the eighth FinFET tube M8, the tenth FinFET tube M1...

Embodiment 2

[0016] Embodiment two: if image 3 with Figure 4As shown, a one-bit full adder based on FinFET hybrid logic includes a summation output circuit and a carry output circuit. The summation output circuit includes a first FinFET tube M1, a second FinFET tube M2, a third FinFET tube M3, and a first FinFET tube M3. The fourth FinFET tube M4, the fifth FinFET tube M5, the sixth FinFET tube M6, the seventh FinFET tube M7, the eighth FinFET tube M8, the ninth FinFET tube M9, the tenth FinFET tube M10, the eleventh FinFET tube M11, the tenth The second FinFET tube M12, the thirteenth FinFET tube M13 and the fourteenth FinFET tube M14, the first FinFET tube M1, the second FinFET tube M2, the fifth FinFET tube M5, the seventh FinFET tube M7, the ninth FinFET tube M9, the The eleventh FinFET tube M11 and the thirteenth FinFET tube M13 are P-type FinFET tubes, the third FinFET tube M3, the fourth FinFET tube M4, the sixth FinFET tube M6, the eighth FinFET tube M8, the tenth FinFET tube M1...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a one-bit full adder based on Fin FET mixed logic. The one-bit full adder comprises a summing output circuit and a carry output circuit. The summing output circuit comprises first to fourteenth Fin FETs. The carry output circuit comprises fifteenth to twenty fourth Fin FETs. The one-bit full adder is low in power consumption and power consumption time delay product.

Description

technical field [0001] The invention relates to a one-bit full adder, in particular to a one-bit full adder based on FinFET hybrid logic. Background technique [0002] As a basic unit of an electronic system, a full adder can not only complete addition, but also participate in operations such as subtraction, multiplication, and division, and is widely used in large-scale integrated circuit design. The full adder is an important unit of a digital signal processor, a microprocessor, and a single-chip microcomputer system with relatively high performance requirements. The performance of the full adder has a particularly important impact on the performance of the entire system. One-bit full adder is widely used in the carry critical path of multi-bit adder, and is one of the important factors affecting multi-bit adder. FinFET tube (Fin Field-Effect Transistor, Fin Field-Effect Transistor) is a complementary metal oxide semiconductor (CMOS) transistor, which has the advantages o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/20
CPCH03K19/20
Inventor 胡建平许仲池
Owner NINGBO UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com