Design method of LDPC (Low-Density Parity-Check Code) decoder compatible with DVB-S2X standard
A technology of DVB-S2X and design method, which is applied in the direction of error detection coding, coding, code conversion and other directions of applying multi-bit parity bits, and can solve the problems of limiting decoder throughput and incompatibility
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0034] The technical method of the present invention will be further described below through the accompanying drawings and embodiments.
[0035] refer to figure 1 , the implementation steps of the present invention are as follows:
[0036] Step 1: Design the LLR cache module, adjust the order of the input log-likelihood ratio information, perform serial-to-parallel conversion and cache.
[0037] The LLR cache module includes a logarithmic likelihood ratio adjuster, a serial-to-parallel converter and a cache;
[0038] 1.1) Design a logarithmic likelihood information adjuster, use this adjuster to adjust the logarithmic likelihood ratio information of the LDPC code input decoder in order according to the following rules:
[0039] The log-likelihood ratio information of the input k information bits is directly output sequentially without sequence adjustment;
[0040] Sequentially adjust the log-likelihood ratio information of the input n-k check digits, where n is the code len...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com