Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA (field programmable gate array)-based UKF (unscented Kalman filter) algorithm and filtering on brain dynamics model by FPGA-based UKF algorithm

A dynamic model and algorithm technology, applied in the intersection of digital integrated circuits and neural dynamics, can solve problems such as poor real-time performance, single dot matrix display, and difficulty in hardware implementation of unscented Kalman filtering. Effect

Inactive Publication Date: 2014-11-12
YANSHAN UNIV
View PDF2 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The Chinese patent application number is: 201120522483.3, and the name is: SOPC development platform based on NIOS II system. There is a defect that shows a single
[0006] The Chinese patent application number is: 201010013568.9, and the name is: FPGA-based unscented Kalman filter system and parallel implementation method. The application discloses an FPGA-based unscented Kalman filter system, which mainly solves the existing unscented Kalman filter system. Difficulty in implementing filtering hardware and poor real-time performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA (field programmable gate array)-based UKF (unscented Kalman filter) algorithm and filtering on brain dynamics model by FPGA-based UKF algorithm
  • FPGA (field programmable gate array)-based UKF (unscented Kalman filter) algorithm and filtering on brain dynamics model by FPGA-based UKF algorithm
  • FPGA (field programmable gate array)-based UKF (unscented Kalman filter) algorithm and filtering on brain dynamics model by FPGA-based UKF algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] The specific embodiments of the present invention will be further described in detail below with reference to the accompanying drawings.

[0044] figure 1 It is the overall structure diagram of the present invention, wherein the FPGA is produced by Altera Company, and the model is EP4CE15F17C8. Two systems are embedded in the FPGA, namely the UKF system written in the hardware description language Verilog HDL and the SOPC system with NIOS II as the core. The filtering of the constructed brain dynamics model, and simultaneously outputting the waveform before filtering and the waveform after filtering to the TFT liquid crystal screen, the specific implementation manner and process are as follows.

[0045] The UKF algorithm is implemented in the UKF system. The flow chart of the UKF algorithm is as follows figure 2 The modules involved include: covariance matrix Cholesky decomposition module, Sigma point generation module, time update module, observation prediction modu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA (field programmable gate array)-based UKF (unscented Kalman filter) system. A processor of the system is an FPGA (field programmable gate array) produced by Altera company, and an SOPC (system-on-a-programmable-chip) is adopted as a processing platform; the processing platform comprises a hardware part and a software part; the hardware part comprises an SDRAM (synchronous dynamic random access memory) controller, a Flash Controller, a System ID, a JTAG (joint test action group) UART (universal asynchronous receiver / transmitter), a PIO (parallel input output) for controlling buttons, a PIO for controlling a liquid crystal screen and a PLL (phase locked loop), which are connected through an Avallon bus, wherein the SDRAM controller, the Flash Controller, the JTAG UART, the PIO for controlling the buttons and the PIO for controlling the liquid crystal screen are provided with respective peripheral circuits; the software part comprises a hardware drive program and a UKF algorithm program, wherein the hardware drive program is used for driving the hardware part in the SOPC platform and the UKF algorithm program is a core. A parallel structure for the UKF is given on the whole, and the filtering speed is improved; hardware implementation of the brain dynamics model is completed, and electroencephalogram signals similar to normality and epilepsy are generated.

Description

technical field [0001] The invention belongs to the field of intersecting digital integrated circuits and neural dynamics, and relates to a field programmable gate array (Field Programmable Gate Array, FPGA) implementation method of an unscented Kalman filter (Unscented Kalman Filter, UKF) algorithm and its application in brain dynamics. The application in the model, especially relates to a kind of UKF algorithm and its FPGA implementation method for the filtering of the brain dynamics model. Background technique [0002] With the continuous updating of digital integrated circuits and the continuous development of microelectronics technology, field programmable logic circuits have become widely popular, among which Field Programmable Gate Array (Field Programmable Gate Array, FPGA) is the most widely used. It has many advantages. First of all, its single chip can accommodate millions of logic gates, so it can achieve very powerful functions, and it can also realize system i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 刘仙朱波刘会军高庆
Owner YANSHAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products