Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A high-speed network strategy matching method based on fpga

A matching method and high-speed network technology, applied in the field of network matching, can solve the problems of large hardware space occupation, complex logic operation, low efficiency, etc., and achieve the effect of low storage space occupation, simple and efficient logic processing, and improved matching efficiency.

Active Publication Date: 2018-12-11
北京赛博兴安科技有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Existing hardware method: The existing product strategy is matched with pure hardware implementation. Either the strategy function implemented by it is extremely simple and cannot support complex configuration conditions of multiple groups, or the hardware space is occupied for the pursuit of speed, and the cost is greatly increased. Moreover, in addition to addressing operations in the hardware, there are a large number of logical operations that cause too much complexity, and the efficiency is lower than that of the present invention

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A high-speed network strategy matching method based on fpga
  • A high-speed network strategy matching method based on fpga
  • A high-speed network strategy matching method based on fpga

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Such as image 3 , 4 Shown, a kind of FPGA-based high-speed network strategy matching method of the present invention comprises strategy tree generating method and strategy tree matching method;

[0035] The method for generating a strategy tree comprises the steps of:

[0036] Step 1: Set multiple network policy matching conditions on the network policy related interface: quintuple and policy results (such as: clear pass, close pass, discard, fill, etc.);

[0037] Step 2: After the interface is configured, a custom binary mode policy data file is generated in the background of the system;

[0038] Step 3: read the policy data file into memory;

[0039] Step 4: read a policy record from the policy data file;

[0040] Step 5: according to the key information in the policy record, insert FPGA strategy tree by protocol number, source IP, destination IP, source port, destination port and strategy result;

[0041] Step 6: Repeat steps 4 to 5 until all policy records in ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an FPGA (Field Programmable Gate Array) based high-speed network strategy matching method. The method realizes utilization of relatively small storage space, and simultaneously is suitable for fast strategy matching processing in hardware, and further enables the performance of strategy matching processing to be irrelevant with the data volume of strategies. The FPGA based high-speed network strategy matching method employs a quintuple, supports accurate matching of the quintuple and IP-port range matching , and is stronger in functions and more diversified in matching conditions and matching modes than the traditional pure hardware manner; the strategy tree of the FPGA based high-speed network strategy matching method is a specific tree structure with a node length fixed at 512 bytes and the height of the tree layer fixed at 13, and aims at FPGA strategy matching; the logic processing of direct address positioning is simple and efficient, so that consumption of lots of time on the logical operation is avoided and the matching efficiency is greatly improved.

Description

technical field [0001] The invention relates to a network matching method, in particular to an FPGA-based high-speed network strategy matching method. Background technique [0002] With the continuous development of the network, the expansion is wider and faster, and the speed is faster and faster; as the tariff becomes cheaper and cheaper, the number of users continues to grow, and the usage of users is also increasing year by year, and the usage of users is getting bigger and bigger . The original firewall or encryption machine is facing more and more pressure on IP network data packets, and the requirements for the processing efficiency of the firewall or encryption machine are getting higher and higher. Most of the current firewalls or encryption machines adopt several methods of policy matching, and data processing at the gigabit level has more or less performance or functional defects. [0003] Software method: business IP data is intercepted by the software side thr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L29/06
Inventor 卓才华孟庆文
Owner 北京赛博兴安科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products