Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Dynamic comparator with large offset voltage correction range

A dynamic comparator, offset voltage technique used in improving amplifiers to reduce temperature/supply voltage variations, etc.

Inactive Publication Date: 2013-04-10
SHENZHEN GRADUATE SCHOOL TSINGHUA UNIV
View PDF3 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It is difficult to reconcile the two

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dynamic comparator with large offset voltage correction range
  • Dynamic comparator with large offset voltage correction range
  • Dynamic comparator with large offset voltage correction range

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] Referring to the accompanying drawings, the embodiments of the dynamic comparator with a large offset voltage correction range will be described in detail below. It should be emphasized that the following description is only exemplary and not intended to limit the scope of the invention and its application.

[0027] Figure 4 It is the schematic diagram of the dynamic comparator proposed by the present invention. The dynamic comparator consists of a pre-amplifier, a latch and an offset correction circuit based on successive approximation logic.

[0028]In the pre-amplifier, the NMOS transistor MN0 is a bias current source, and its gate is connected to an externally provided clock signal CLK. The MN1 and MN2 tubes are differential input pair tubes and are also NMOS tubes. Their gates receive the compared signals respectively. When the comparator is corrected, the two input ports are short-circuited. The PMOS transistors MP5 and MP6 are load MOS transistors, and their ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a dynamic comparator with a large offset voltage correction range. The dynamic comparator comprises a pre-amplifier, a latch and an offset correction circuit based on successive approximation logic; the dynamic comparator is characterized in that a cascade MOS (metal-oxide semiconductor) pipe is inserted between a loaded MOS pipe drain electrode and an output node of a pre-amplified circuit; capacitor arrays used for correcting the offset voltage are connected with the drain electrode (namely the output node of the pre-amplifier) and the source electrode of the cascade MOS pipe. As the cascade pipe has a transformation function to the source impedance of the cascade pipe, the capacitor array connected with the drain electrode of the cascade pipe has a large correction range for the offset voltage of the comparator, the capacitor array connected with the source electrode of the cascade pipe can reduce the corrected residual offset voltage of the comparator, and the ratio value of the maximum capacitance and the minimum capacitance in the capacitor arrays of the drain electrode and the source electrode is always realized easily, and moreover, the capacitor arrays have higher matching degrees.

Description

technical field [0001] The invention relates to the field of analog circuit design, in particular to a dynamic comparator with a large offset voltage correction range. Background technique [0002] Dynamic comparators consume less power because they do not consume static power. Dynamic comparators generally use latches to speed up the signal comparison process, so they are fast. Dynamic comparators typically use small form factor devices and therefore small area. But on the other hand, the offset and noise of the dynamic comparator are relatively large, which limits its application in high-precision circuits. [0003] A latch-based dynamic comparator generally includes a two-stage circuit of a pre-amplifier and a latch. In order to correct the offset voltage of the comparator, the method of paralleling the adjustable capacitor array at the output node of the pre-amplifier can be used, such as figure 1 shown. In the process of offset voltage correction, the output QP and...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03F1/30
Inventor 王自强姜珲张春麦宋平陈虹王志华
Owner SHENZHEN GRADUATE SCHOOL TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com